Custom IC Design

Latest Posts

Discussion

EvalType in Cadence ADEXL

Category: Custom IC Design

By NorNand

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 15615 views
Discussion

error during creating the netlist from layout using 45nm technolgy

Category: Custom IC Design

By vinod joshi

$usertype
•
updated over 5 years ago by Andrew Beckett

3 replies • 22073 views
Discussion

FreePDK15 setup/layout problem

Category: Custom IC Design

By Greeny

$usertype
•
updated over 5 years ago by Andrew Beckett

4 replies • 2749 views
Discussion

current measure statement

Category: Custom IC Design

By wbsm

$usertype
•
updated over 5 years ago by wbsm

2 replies • 14997 views
Discussion

Flicker Noise in Pnoise Analysis

Category: Custom IC Design

By Deepansh

$usertype
•
updated over 5 years ago by Andrew Beckett

3 replies • 16038 views
Discussion

Cannot plot most terminal currents (transient)

Category: Custom IC Design

By smiff

$usertype
•
updated over 5 years ago by smiff

3 replies • 14945 views
Discussion

Cadence Pegasus or PVS

Category: Custom IC Design

By Varun M J

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 17933 views
Discussion

Jop policy setting in ADEXL

Category: Custom IC Design

By NorNand

$usertype
•
updated over 5 years ago by NorNand

2 replies • 14014 views
Discussion

How to add mismatch to Monte Carlo design variables?

Category: Custom IC Design

By Hubertastra

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 15461 views
Discussion

How to do advanced Analysis in ADE XL GUI

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 13772 views
Discussion

How to increase font size of plots axis labels & markers in Cadence virtuoso

Category: Custom IC Design

By venkmanbuster

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 5539 views
Discussion

plotting noise via Matlab

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 5 years ago by wgtkan

3 replies • 14610 views
Discussion

noise/jitter transfer function along clock-driven inverter chain

Category: Custom IC Design

By nicodega

$usertype
•
updated over 5 years ago by Frank Wiedmann

13 replies • 18164 views
Discussion

Specifying Operating Region Expressions Using the Operating Region Assistant Pane in ADEXL

Category: Custom IC Design

By NorNand

$usertype
•
updated over 5 years ago by NorNand

1 replies • 14850 views
Discussion

pnoise jitter and pnoise time average discrepency: what is the problem?

Category: Custom IC Design

By skylink

$usertype
•
updated over 5 years ago by skylink

12 replies • 24601 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.