Custom IC Design

Latest Posts

Discussion

explicit wire decalration by virtuoso verilog netlister

Category: Custom IC Design

By stanzani

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 16134 views
Discussion

***** Assura terminated abnormally *****

Category: Custom IC Design

By rafaelon

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 14226 views
Discussion

Apply only process variation (no mismatch) to a instance on Monte Carlo Analysis

Category: Custom IC Design

By Johanny Saenz

$usertype
•
started over 9 years ago

0 replies • 13583 views
Discussion

Displaying current through a pin

Category: Custom IC Design

By mhkvy4

$usertype
•
updated over 9 years ago by mhkvy4

6 replies • 20985 views
Discussion

Ocean script mal function

Category: Custom IC Design

By saikatc

$usertype
•
updated over 9 years ago by saikatc

4 replies • 14582 views
Discussion

Multiple PSS Simulations with Oceans script and integration in ADE Explorer/Assembler

Category: Custom IC Design

By TobiasMarkus

$usertype
•
updated over 9 years ago by TobiasMarkus

2 replies • 1023 views
Discussion

Component creation from IBIS model

Category: Custom IC Design

By AlesJ

$usertype
•
updated over 9 years ago by AlesJ

2 replies • 14724 views
Discussion

ADE-XL and matlab debugging

Category: Custom IC Design

By danmc91

$usertype
•
updated over 9 years ago by Curtisma

17 replies • 23198 views
Discussion

net highlight

Category: Custom IC Design

By eppo

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14445 views
Discussion

automate sim with different cells/files for different temperature

Category: Custom IC Design

By Karev11

$usertype
•
updated over 9 years ago by Karev11

3 replies • 3409 views
Discussion

Xstream and reference libraries

Category: Custom IC Design

By Kurtr

$usertype
•
updated over 9 years ago by Kurtr

4 replies • 16528 views
Discussion

Justification changes to "offset" while placing vias

Category: Custom IC Design

By RVERP

$usertype
•
updated over 9 years ago by Andrew Beckett

7 replies • 2687 views
Discussion

how to measure power consumption of a circuit in cadence spectre

Category: Custom IC Design

By indra0804

$usertype
•
updated over 9 years ago by Andrew Beckett

5 replies • 25098 views
Discussion

Verilog IN error

Category: Custom IC Design

By magarwal

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 16306 views
Discussion

Post-layout simulation with Parasitic R

Category: Custom IC Design

By Monady

$usertype
•
started over 9 years ago

0 replies • 14180 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.