Custom IC Design

Latest Posts

Discussion

STT-MTJ

Category: Custom IC Design

By Aswathyn

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 8255 views
Discussion

Characterizing Transmission gate based cells for liberty file

Category: Custom IC Design

By NKFET

$usertype
•
updated over 3 years ago by Guangjun Cao

1 replies • 8816 views
Discussion

Cadence Viva Plots - customizing default legend display

Category: Custom IC Design

By firebolt

$usertype
•
updated over 3 years ago by firebolt

2 replies • 2528 views
Discussion

Can I prevent switching from Assembler to Explorer with single click?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 7498 views
Discussion

converting transistors in a schematic from analogLib to technology library

Category: Custom IC Design

By Rezara

$usertype
•
updated over 3 years ago by FormerMember

3 replies • 8697 views
Discussion

Digital Vector File/How to Change the Voltage Level 3 Times

Category: Custom IC Design

By Omar Ghazal

$usertype
•
started over 3 years ago

0 replies • 832 views
Discussion

How to run multiple analysis (ac, stb) in one test and make it work in Monte-Carlo simulation

Category: Custom IC Design

By sjwprcker

$usertype
•
started over 3 years ago

0 replies • 7992 views
Discussion

trapezoidal ringing with spectreX

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 3 years ago by sjwprcker

6 replies • 15100 views
Discussion

Cadence Vrituoso

Category: Custom IC Design

By younghyun

$usertype
•
updated over 3 years ago by pengchaoqun

6 replies • 10488 views
Discussion

Dc operating point info with spectre -X LX

Category: Custom IC Design

By sv srini

$usertype
•
started over 3 years ago

0 replies • 1776 views
Discussion

how to include the verilogA content in the netlist

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 3 years ago by sjwprcker

7 replies • 11747 views
Discussion

Voltage jump in transient noise simulation when reading data from file

Category: Custom IC Design

By thegon

$usertype
•
updated over 3 years ago by FormerMember

3 replies • 9743 views
Discussion

Virtuoso Constraints SKILL code: correct my cstFindFirstConstraint syntax

Category: Custom IC Design

By dfink

$usertype
•
updated over 3 years ago by dfink

3 replies • 8426 views
Discussion

synthesizing Verilog code in Cadence Virtuoso

Category: Custom IC Design

By Senan

$usertype
•
updated over 3 years ago by Senan

2 replies • 10139 views
Discussion

Cellview generation from VHDL code in cadence 618

Category: Custom IC Design

By rovin

$usertype
•
updated over 3 years ago by rovin

5 replies • 10478 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.