• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    import a Spice Model in a schematic

    Category: Custom IC Design

    By Friedrich

    $usertype

    •

    updated over 4 years ago by Friedrich

    3 replies • 22930 views
  • Discussion

    Connecting PMOS body to VSS! in Layout XL

    Category: Custom IC Design

    By Demi

    $usertype

    •

    updated over 4 years ago by Quek

    1 replies • 19513 views
  • Discussion

    "the following branches form a loop of rigid branches"

    Category: Custom IC Design

    By Jose Sarmento

    $usertype

    •

    updated over 4 years ago by Jose Sarmento

    2 replies • 3327 views
  • Discussion

    VerilogA $limit with spectre

    Category: Custom IC Design

    By camilloS

    $usertype

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 10541 views
  • Discussion

    Using variables with spectrumMeas

    Category: Custom IC Design

    By Rob Gregoire

    $usertype

    •

    started over 4 years ago

    0 replies • 10076 views
  • Discussion

    Automatically Export Spectre AMS-Output-Data

    Category: Custom IC Design

    By FloPro

    $usertype

    •

    updated over 4 years ago by FloPro

    2 replies • 11279 views
  • Discussion

    ddt() at a certain timestep in Verilog-A

    Category: Custom IC Design

    By rhanna

    $usertype

    •

    updated over 4 years ago by Andrew Beckett

    11 replies • 16228 views
  • Discussion

    Layout XL generating MOS without source contacts.

    Category: Custom IC Design

    By hesaliveJim

    $usertype

    •

    updated over 4 years ago by henker

    2 replies • 11813 views
  • Discussion

    Is there a way to exclude vias when highlighting nets using Net Tracer on Virtuoso?

    Category: Custom IC Design

    By Tom Sawyer

    $usertype

    •

    started over 4 years ago

    0 replies • 10090 views
  • Discussion

    can analog pad be used as power pad (power is ac sinosuid)

    Category: Custom IC Design

    By Her1

    $usertype

    •

    updated over 4 years ago by Her1

    6 replies • 11879 views
  • Discussion

    HB Analysis on PLL

    Category: Custom IC Design

    By fortune100worse

    $usertype

    •

    updated over 4 years ago by Andrew Beckett

    20 replies • 23702 views
  • Discussion

    How to update schematic without layout

    Category: Custom IC Design

    By AlexST

    $usertype

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 10220 views
  • Discussion

    ADE XL simluation stuck

    Category: Custom IC Design

    By Holz

    $usertype

    •

    updated over 4 years ago by FormerMember

    5 replies • 15268 views
  • Discussion

    Virtuoso Spice In Device Map property is not honored

    Category: Custom IC Design

    By Nader Fathy

    $usertype

    •

    updated over 4 years ago by Nader Fathy

    6 replies • 20054 views
  • Discussion

    Layout offgrid problem

    Category: Custom IC Design

    By Senan

    $usertype

    •

    updated over 4 years ago by Senan

    4 replies • 16967 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information