Custom IC Design

Latest Posts

Discussion

PVS-QRC vs Assura-QRC

Category: Custom IC Design

By magal

$usertype
•
updated over 5 years ago by magal

2 replies • 15510 views
Discussion

How to create delay on signal using experssion

Category: Custom IC Design

By eyalg

$usertype
•
updated over 5 years ago by FormerMember

1 replies • 15327 views
Discussion

Feasibility Analyses In Cadence ADE GXL

Category: Custom IC Design

By NorNand

$usertype
•
updated over 5 years ago by NorNand

2 replies • 13650 views
Discussion

Liberate Characterization - Errors with encrypted PDK Model file

Category: Custom IC Design

By manpmanp

$usertype
•
updated over 5 years ago by manpmanp

2 replies • 2067 views
Discussion

Exporting ADE-L Design Variables into a CSV file

Category: Custom IC Design

By Volker T

$usertype
•
updated over 5 years ago by Volker T

3 replies • 16545 views
Discussion

Saving terminal currents of extracted circuit breaks harmonic balance simulation

Category: Custom IC Design

By MatthewLove

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 13062 views
Discussion

How to save wave as text information rather than wave plot

Category: Custom IC Design

By NorNand

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 13500 views
Discussion

Unbound pins when running Assura LVS in Virtuoso Layout

Category: Custom IC Design

By jyoti kandpal

$usertype
•
updated over 5 years ago by jyoti kandpal

1 replies • 14379 views
Discussion

Updating a PDK technology layermap and technology

Category: Custom IC Design

By magal

$usertype
•
updated over 5 years ago by magal

4 replies • 16795 views
Discussion

Running different type of simulation in one environment

Category: Custom IC Design

By NorNand

$usertype
•
started over 5 years ago

0 replies • 12825 views
Discussion

Making a mathematical expression between two parameters in ADE GXL output setup window

Category: Custom IC Design

By NorNand

$usertype
•
updated over 5 years ago by NorNand

1 replies • 13540 views
Discussion

How to get the cap vs frequency of a MOS by using cadence?

Category: Custom IC Design

By Stark HYJ

$usertype
•
updated over 5 years ago by henker

1 replies • 18043 views
Discussion

Optimization method in ADE_XL or ADE_GXL

Category: Custom IC Design

By NorNand

$usertype
•
updated over 5 years ago by Andrew Beckett

8 replies • 18193 views
Discussion

Drain Current Noise Power VS gm

Category: Custom IC Design

By Horace Chen

$usertype
•
updated over 5 years ago by Horace Chen

3 replies • 14796 views
Discussion

PG Text

Category: Custom IC Design

By icartist

$usertype
•
updated over 5 years ago by Quek

8 replies • 16366 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.