Custom IC Design

Latest Posts

Discussion

Virtuoso ADE Explorer/Assembler problem with load balancing system (type SGE)

Category: Custom IC Design

By WojtekB

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 3121 views
Discussion

customizing ViVA result browser traces default settings

Category: Custom IC Design

By HoWei

$usertype
•
updated over 7 years ago by HoWei

4 replies • 15659 views
Discussion

How to find frequency for ring oscillator in Monte-Carlo analysis?

Category: Custom IC Design

By Amin Zayed

$usertype
•
updated over 7 years ago by Amin Zayed

2 replies • 14803 views
Discussion

line continuation symbol for the cds.lib file

Category: Custom IC Design

By Aldo2

$usertype
•
updated over 7 years ago by Aldo2

2 replies • 13615 views
Discussion

Monte Carlo Design Variables?

Category: Custom IC Design

By drdanmc

$usertype
•
updated over 7 years ago by drdanmc

3 replies • 17929 views
Discussion

VHDL AMS and LTF

Category: Custom IC Design

By LukiLeu

$usertype
•
updated over 7 years ago by mschw

4 replies • 14223 views
Discussion

Virtuoso XL LE: Extract connectivity through "empty" areas

Category: Custom IC Design

By RVERP

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 1362 views
Discussion

Including dspf file in Spectre and back-annotation of transistor's parameters and fingers

Category: Custom IC Design

By Ron M

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 8862 views
Discussion

Require Help regarding adding custom layer/extraction in GPDK45nm

Category: Custom IC Design

By Ryan18IITDelhi

$usertype
•
updated over 7 years ago by Quek

1 replies • 721 views
Discussion

RC Extraction Problem with GPDK045

Category: Custom IC Design

By NickAM

$usertype
•
updated over 7 years ago by NickAM

2 replies • 14087 views
Discussion

Are inherited connections supported by layout XL

Category: Custom IC Design

By RVERP

$usertype
•
updated over 7 years ago by RVERP

4 replies • 14626 views
Discussion

Menu Assura only in windows Layout not present in the window Schematic

Category: Custom IC Design

By AndreyVolk

$usertype
•
updated over 7 years ago by AndreyVolk

2 replies • 5842 views
Discussion

Display problem when I zoom in multiple waveforms

Category: Custom IC Design

By christon

$usertype
•
updated over 7 years ago by christon

6 replies • 16054 views
Discussion

How to Save Optimized Design Variables to a new Corner for Later Simulation

Category: Custom IC Design

By jp2o

$usertype
•
updated over 7 years ago by jp2o

9 replies • 17151 views
Discussion

How do you right justify multi-line labels?

Category: Custom IC Design

By CADcasualty

$usertype
•
updated over 7 years ago by Andrew Beckett

2 replies • 14950 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.