Custom IC Design

Latest Posts

Discussion

How can I simulate based on the random mismatch generated by a previous Monte Carlo iteration?

Category: Custom IC Design

By AW202410094823
•
updated 10 months ago by AW202410094823

2 replies • 2555 views
Discussion

Quantus Coupled vs Decoupled Parasitic Extraction Results

Category: Custom IC Design

By Aida
•
updated 10 months ago by Aida

2 replies • 3243 views
Discussion

Does anyone know where I can find info on the TSMC18rf (180nm) PDK?

Category: Custom IC Design

By TheCoffeeLovingStudent
•
updated 10 months ago by TheCoffeeLovingStudent

4 replies • 4338 views
Discussion

Current mirror sizing limited trans. length

Category: Custom IC Design

By JeyJey
•
started 10 months ago

0 replies • 2286 views
Discussion

Saving maestro Changes After Opening in Read-Only Mode

Category: Custom IC Design

By KTBuckON
•
updated 11 months ago by KTBuckON

2 replies • 2557 views
Discussion

Importing PSPICE .lib file into Virtuoso

Category: Custom IC Design

By IP202410071719
•
updated 11 months ago by IP202410071719

2 replies • 3634 views
Discussion

use cadence liberate to characterize a cell that has capacitance and resistance,but failed...

Category: Custom IC Design

By TH20240830782
•
updated 11 months ago by TH20240830782

2 replies • 1127 views
Discussion

regarding simulating a verilogams file in cadence for implementing mtj

Category: Custom IC Design

By JJ202409288946
•
updated 11 months ago by JJ202409288946

2 replies • 2988 views
Discussion

Virtuoso_'Analog_Design_Environment_L', 'Analog_Design_Environment_XL', and 'Analog_Design_Environment_L' License Checkout Failure IC 6.1.8

Category: Custom IC Design

By SA202410022720
•
updated 11 months ago by Andrew Beckett

1 replies • 586 views
Discussion

Select Multiple Traces by Corner in ViVa

Category: Custom IC Design

By KTBuckON
•
updated 11 months ago by KTBuckON

2 replies • 2821 views
Discussion

Feed results of AC analysis back to TRAN analysis (Spectre)

Category: Custom IC Design

By mikewu999
•
started 11 months ago

0 replies • 2364 views
Discussion

Warning (CMI-2477) Rds is less then 0.001 gpdk90nm

Category: Custom IC Design

By AL202409293035
•
updated 11 months ago by AL202409293035

2 replies • 3059 views
Discussion

Exporting GDS with groups intact layout

Category: Custom IC Design

By gkasap92
•
updated 11 months ago by Andrew Beckett

1 replies • 2654 views
Discussion

Regarding Code to Generate Analog Matching Set Pattern

Category: Custom IC Design

By NG202409204827
•
updated 11 months ago by Andrew Beckett

3 replies • 2856 views
Discussion

Combine only selected analog traces instead of all analog traces

Category: Custom IC Design

By HYKen
•
updated 11 months ago by Andrew Beckett

1 replies • 2410 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.