Custom IC Design

Latest Posts

Discussion

Flatten exclude specific library

Category: Custom IC Design

By Duc Loc

$usertype
•
updated over 2 years ago by Duc Loc

2 replies • 5817 views
Discussion

Bias setting of spectre

Category: Custom IC Design

By shareemotion

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 5400 views
Discussion

Requirements for Spectre X GPU

Category: Custom IC Design

By MorningAfternoon

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 6170 views
Discussion

Cannot compile ahdlcmi library

Category: Custom IC Design

By ZpyIC123

$usertype
•
started over 2 years ago

0 replies • 5199 views
Discussion

Jitter function

Category: Custom IC Design

By Nalaeg

$usertype
•
updated over 2 years ago by ShawnLogan

5 replies • 10655 views
Discussion

Monte-Carlo mean included in expressions

Category: Custom IC Design

By Svilen64

$usertype
•
updated over 2 years ago by Andrew Beckett

7 replies • 7427 views
Discussion

Mutiport simulation using ADE-XL or ADE-L

Category: Custom IC Design

By Oliverz1206

$usertype
•
updated over 2 years ago by Andrew Beckett

1 replies • 5703 views
Discussion

Cadence EMX: Top Shield Definition in .proc File

Category: Custom IC Design

By MtHopper

$usertype
•
started over 2 years ago

0 replies • 5744 views
Discussion

Changing Default Symbol Pin Type

Category: Custom IC Design

By sgcad

$usertype
•
updated over 2 years ago by sgcad

6 replies • 9666 views
Discussion

Interconnect the wires of particular nodes of schematic in array

Category: Custom IC Design

By rtyuy

$usertype
•
updated over 2 years ago by rtyuy

2 replies • 5887 views
Discussion

INPUT OF CADENCE SCHEMATIC FROM CODE (SUCH AS VERILOG ETC)

Category: Custom IC Design

By rtyuy

$usertype
•
updated over 2 years ago by Andrew Beckett

3 replies • 7466 views
Discussion

Netlist without using meastro / ade

Category: Custom IC Design

By idann

$usertype
•
updated over 2 years ago by idann

3 replies • 6260 views
Discussion

PAC simulation issue, "No valid time points are specified"

Category: Custom IC Design

By FV031

$usertype
•
updated over 2 years ago by Andrew Beckett

3 replies • 1715 views
Discussion

Simulation progress status gone in ADE Explorer (IC6.1.8-64b.500.25)

Category: Custom IC Design

By George Hariman

$usertype
•
updated over 2 years ago by ShawnLogan

4 replies • 7451 views
Discussion

maestro results copied to another maestro results history

Category: Custom IC Design

By Pirate King

$usertype
•
updated over 2 years ago by Andrew Beckett

2 replies • 6991 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.