Custom IC Design

Latest Posts

Discussion

simulation was terminated permaturely due to an error

Category: Custom IC Design

By HK202504284947
•
updated 4 months ago by Andrew Beckett

3 replies • 1402 views
Discussion

DRC ERROR in callibre

Category: Custom IC Design

By rtyuy
•
updated 4 months ago by Andrew Beckett

4 replies • 1659 views
Discussion

escape character issue Skill/Ocean

Category: Custom IC Design

By NickJ
•
updated 4 months ago by NickJ

2 replies • 527 views
Discussion

Open Layout XL instead EXL by default

Category: Custom IC Design

By JH202504237643
•
updated 4 months ago by Andrew Beckett

4 replies • 1502 views
Discussion

"valueAt" vs "value" functions

Category: Custom IC Design

By mikewu999
•
updated 4 months ago by Andrew Beckett

1 replies • 357 views
Discussion

How to import CUSTOMIZATION FILE @ Calibre LVS v2023

Category: Custom IC Design

By Park
•
updated 4 months ago by Andrew Beckett

1 replies • 1240 views
Discussion

Saving S parameters to an specific directory and with swept variables.

Category: Custom IC Design

By IM202411276820
•
updated 4 months ago by IM202411276820

3 replies • 1545 views
Discussion

Troubles Uploading Pictures on Forum

Category: Custom IC Design

By sgcad
•
updated 4 months ago by Andrew Beckett

1 replies • 1241 views
Discussion

Why is Monte Carlo simulation not Cadence Virtuoso?

Category: Custom IC Design

By NU20250421937
•
updated 4 months ago by NU20250421937

2 replies • 1349 views
Discussion

Verilog A VACOMP-2032: Parameter for port width leads to error.

Category: Custom IC Design

By MC20250412421
•
updated 4 months ago by MC20250412421

7 replies • 2028 views
Discussion

Process Corner Simulation

Category: Custom IC Design

By CS27
•
updated 4 months ago by Alonso Schmidt

1 replies • 1481 views
Discussion

Grouped arrays in Layout XL cannot be edited for size or spacing

Category: Custom IC Design

By GX202407164559
•
updated 4 months ago by henker

4 replies • 1807 views
Discussion

psd function argument questions

Category: Custom IC Design

By a048
•
started 4 months ago

0 replies • 1182 views
Discussion

How to ensure the plot sequenc in viva consistent with the seqence in output setup

Category: Custom IC Design

By sjwprcssw
•
updated 4 months ago by Volker T

1 replies • 1078 views
Discussion

cdf parameter values to simulation output file

Category: Custom IC Design

By Brad RFeng
•
updated 4 months ago by Brad RFeng

3 replies • 1522 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.