Custom IC Design

Latest Posts

Discussion

Tip of the week: vsource and isource are the only sources you need

Category: Custom IC Design

By archive

$usertype
•
updated over 10 years ago by Andrew Beckett

9 replies • 19556 views
Discussion

How to run LVS without v2lvs

Category: Custom IC Design

By Hypnus

$usertype
•
updated over 10 years ago by Andrew Beckett

4 replies • 16016 views
Discussion

Error while generating LEF file in Abstract

Category: Custom IC Design

By RAO VINAY

$usertype
•
updated over 10 years ago by ColinSutlieff

1 replies • 14228 views
Discussion

layerset(2) issues

Category: Custom IC Design

By rdohanyos99

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 618 views
Discussion

DC run and Transient Response in Cadence ADE

Category: Custom IC Design

By FMRLI

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13961 views
Discussion

Is it safe to ignore the checklimit warnings?

Category: Custom IC Design

By dogrush

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 14713 views
Discussion

Standard Cell Substrate Contacts

Category: Custom IC Design

By Jordan Morris

$usertype
•
updated over 10 years ago by Quek

1 replies • 16373 views
Discussion

Diva and Conic Sides

Category: Custom IC Design

By djca

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 13423 views
Discussion

==create Netlist fail for modified av Extracted view==

Category: Custom IC Design

By tomchen

$usertype
•
updated over 10 years ago by Andrew Beckett

2 replies • 14408 views
Discussion

Substrate extraction

Category: Custom IC Design

By Rade

$usertype
•
updated over 10 years ago by fielddev

5 replies • 16134 views
Discussion

Questions on Verilog-XL structural schematic bottom-up flow

Category: Custom IC Design

By Lynks

$usertype
•
started over 10 years ago

0 replies • 12842 views
Discussion

LVS versus physical Verilog from Encounter, Power Node Mismatch

Category: Custom IC Design

By Kabal

$usertype
•
updated over 10 years ago by Hypnus

6 replies • 16656 views
Discussion

Problem Photodiode modelling in Verilog-A

Category: Custom IC Design

By papy07

$usertype
•
updated over 10 years ago by ahmdd

5 replies • 15940 views
Discussion

Replacing Via1 to Via2 per Bindkey in IC5.1

Category: Custom IC Design

By Laur9

$usertype
•
updated over 10 years ago by Guruprasad S

11 replies • 18631 views
Discussion

Digital Pot: MOS as a logic switch

Category: Custom IC Design

By ctayers

$usertype
•
updated over 10 years ago by ctayers

5 replies • 15858 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.