Custom IC Design

Latest Posts

Discussion

How to change schematic items like pins and solder dots from outline to solid display?

Category: Custom IC Design

By RichTH

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 15069 views
Discussion

odd techLayerProperties "?" and "()"

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

2 replies • 884 views
Discussion

IEEE-like spec on CDBA and OA

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

2 replies • 15238 views
Discussion

x_count@techDerivedLayers : formal definition?

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

2 replies • 873 views
Discussion

How to edit dependent expression in ADEXL to represent specified corner sim result ?

Category: Custom IC Design

By sjwprc

$usertype
•
updated over 7 years ago by Andrew Beckett

4 replies • 15906 views
Discussion

psfxl warning, what it means?

Category: Custom IC Design

By Pyroblast

$usertype
•
updated over 7 years ago by evancox10

2 replies • 17865 views
Discussion

Convert schematic to Verilog file

Category: Custom IC Design

By Myskill

$usertype
•
updated over 7 years ago by Andrew Beckett

12 replies • 33872 views
Discussion

CDF doneProc callback no longer runs.

Category: Custom IC Design

By MatthewLove

$usertype
•
updated over 7 years ago by MatthewLove

2 replies • 14196 views
Discussion

how to activate Spec Markers in ADEXL Plotting Options ?

Category: Custom IC Design

By sjwprc

$usertype
•
updated over 7 years ago by sjwprc

4 replies • 15005 views
Discussion

Crude auto-layout SKILL to Virtuoso

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

2 replies • 14643 views
Discussion

Power MOSFET/IGBT in Cadence

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

3 replies • 3876 views
Discussion

NC-verilog Executable blank

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

2 replies • 15265 views
Discussion

Full OSSHNL error list

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

4 replies • 16839 views
Discussion

RE: Electromigration SEB flow FIT calculation

Category: Custom IC Design

By kenambo

$usertype
•
updated over 7 years ago by Saloni Chhabra

3 replies • 15609 views
Discussion

ADE Explorer Real time tuning with schematic DC annotations

Category: Custom IC Design

By MatthewLove

$usertype
•
updated over 7 years ago by MatthewLove

2 replies • 15232 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.