• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Dynamic parameter and verilogA code

    Category: Custom IC Design

    By KMan11 KMan11

    •

    updated over 12 years ago by KMan11

    7 replies • 18862 views
  • Discussion

    spectremdl montecarlo simulations, how to fix my errors ?

    Category: Custom IC Design

    By samung samung

    •

    updated over 12 years ago by samung

    8 replies • 17611 views
  • Discussion

    Monte-Carlo simulation and writing to file from VerilogA

    Category: Custom IC Design

    By svilen svilen

    •

    started over 12 years ago

    0 replies • 12741 views
  • Discussion

    How to access ADE-XL through skill?

    Category: Custom IC Design

    By adeuser777 adeuser777

    •

    updated over 12 years ago by adeuser777

    6 replies • 15829 views
  • Discussion

    ADEXL tabulating for 20 hours!

    Category: Custom IC Design

    By ukelkar ukelkar

    •

    updated over 12 years ago by Andrew Beckett

    3 replies • 13293 views
  • Discussion

    Multiple set of save statements in spectre simulation

    Category: Custom IC Design

    By shankarp shankarp

    •

    updated over 12 years ago by shankarp

    2 replies • 13781 views
  • Discussion

    How to hide "navigator assistant" in schematic by default in IC615.500

    Category: Custom IC Design

    By xhdong xhdong

    •

    updated over 12 years ago by xhdong

    2 replies • 1104 views
  • Discussion

    FreePDK45 model files

    Category: Custom IC Design

    By emax emax

    •

    updated over 12 years ago by Andrew Beckett

    1 replies • 14122 views
  • Discussion

    Problem in creating logic to electrical connect module in verilogams

    Category: Custom IC Design

    By indra0804 indra0804

    •

    started over 12 years ago

    0 replies • 14361 views
  • Discussion

    Problem while running verilog-ams block in cadence schematic editor

    Category: Custom IC Design

    By indra0804 indra0804

    •

    updated over 12 years ago by indra0804

    2 replies • 15066 views
  • Discussion

    Initial condition in subcircuit

    Category: Custom IC Design

    By MaK78 MaK78

    •

    updated over 12 years ago by MaK78

    3 replies • 16685 views
  • Discussion

    Charge Pump output Capacitance

    Category: Custom IC Design

    By Mushir Mushir

    •

    updated over 12 years ago by Andrew Beckett

    8 replies • 16578 views
  • Discussion

    How to resolve xstreamout (IC 6.1) , it pop you to save cellview ?

    Category: Custom IC Design

    By Charley Chen Charley Chen

    •

    updated over 12 years ago by Andrew Beckett

    3 replies • 13249 views
  • Discussion

    DC sweep with ams simulator ?

    Category: Custom IC Design

    By isazulkc isazulkc

    •

    updated over 12 years ago by isazulkc

    2 replies • 13412 views
  • Discussion

    ELC problem: simulation failed with the status 512

    Category: Custom IC Design

    By Digital84 Digital84

    •

    updated over 12 years ago by Digital84

    2 replies • 13415 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information