Custom IC Design

Latest Posts

Discussion

ocean -nograph error

Category: Custom IC Design

By nigam214

$usertype
•
updated over 12 years ago by Andrew Beckett

6 replies • 3916 views
Discussion

During pcell evaluation in Assura LVS, is there a way to get cellview database information ?

Category: Custom IC Design

By windowsdee

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13662 views
Discussion

LVS on a layout imported from Encounter versus the Physical Verilog netlist

Category: Custom IC Design

By Kabal

$usertype
•
updated over 12 years ago by Andrew Beckett

14 replies • 25675 views
Discussion

Verilog-A parser and HSPICE

Category: Custom IC Design

By The Setlaz

$usertype
•
updated over 12 years ago by The Setlaz

7 replies • 17402 views
Discussion

ADE-XL graphical outputs accessed from Skill

Category: Custom IC Design

By AxelS

$usertype
•
updated over 12 years ago by AxelS

3 replies • 14263 views
Discussion

Transient simulation display time issue !

Category: Custom IC Design

By isazulkc

$usertype
•
updated over 12 years ago by isazulkc

1 replies • 14128 views
Discussion

Using layout-only (physical) instances in Virtuoso XL

Category: Custom IC Design

By Lynks

$usertype
•
updated over 12 years ago by Lynks

4 replies • 18987 views
Discussion

IC615 installation question

Category: Custom IC Design

By Octavian

$usertype
•
updated over 12 years ago by Octavian

2 replies • 15266 views
Discussion

Verilog design in Cadence

Category: Custom IC Design

By kenambo

$usertype
•
updated over 12 years ago by Sali

6 replies • 22330 views
Discussion

Analog-Env Sim Error

Category: Custom IC Design

By tempVar

$usertype
•
updated over 12 years ago by tempVar

5 replies • 15942 views
Discussion

How to calculate THD using calculator?

Category: Custom IC Design

By greatqs

$usertype
•
updated over 12 years ago by FormerMember

7 replies • 20385 views
Discussion

Mismatch model files required for umc 180 nm process

Category: Custom IC Design

By indra0804

$usertype
•
updated over 12 years ago by indra0804

3 replies • 16591 views
Discussion

abstractgen error (abs-1427 and ABS-520)

Category: Custom IC Design

By jorenrefuerzo

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13568 views
Discussion

How to transfer spice model to spectre model

Category: Custom IC Design

By archive

$usertype
•
updated over 12 years ago by Steve88

10 replies • 29747 views
Discussion

Fast click and drag (zoom) command being interpreted as a click (repeat) command......

Category: Custom IC Design

By ClintMeyer

$usertype
•
updated over 12 years ago by ClintMeyer

4 replies • 16284 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.