Custom IC Design

Latest Posts

Discussion

pin map error after pex analyse in calibre

Category: Custom IC Design

By marzi

$usertype
•
updated over 3 years ago by marzi

2 replies • 10202 views
Discussion

Re-run Unfinished/Error Points Problem

Category: Custom IC Design

By Kevin Buck

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 2367 views
Discussion

Fluid Guard Ring porting can't show correct layer

Category: Custom IC Design

By Andy Su

$usertype
•
updated over 3 years ago by Andy Su

2 replies • 3412 views
Discussion

run multiple stb sim at the same time

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 9810 views
Discussion

problem about hidding schematic in virtuoso

Category: Custom IC Design

By ppptt

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 8622 views
Discussion

Cell copy problem with layout view in Cadence Virtuoso

Category: Custom IC Design

By Senan

$usertype
•
started over 3 years ago

0 replies • 8495 views
Discussion

How to use calculator in ADE Explorer

Category: Custom IC Design

By SpiceMonkey

$usertype
•
updated over 3 years ago by SpiceMonkey

2 replies • 13373 views
Discussion

LVS complaining about lower level hierarchal design

Category: Custom IC Design

By Senan

$usertype
•
started over 3 years ago

0 replies • 8278 views
Discussion

PVS requires pin Label to pass the LVS

Category: Custom IC Design

By Senan

$usertype
•
updated over 3 years ago by Senan

2 replies • 9848 views
Discussion

PDK automation system

Category: Custom IC Design

By hustyzw

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 9314 views
Discussion

ADE Explorer Checks/Asserts Skip Device Inside Subckt is giving an error

Category: Custom IC Design

By Nader Fathy

$usertype
•
updated over 3 years ago by Nader Fathy

3 replies • 3628 views
Discussion

Using sampled pxf analysis to simulate deterministic jitter

Category: Custom IC Design

By Frank Wiedmann

$usertype
•
started over 3 years ago

0 replies • 9836 views
Discussion

via array justification?

Category: Custom IC Design

By kenc184

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 9644 views
Discussion

probing internal bus

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by FormerMember

3 replies • 12132 views
Discussion

Incomplete DRC Results

Category: Custom IC Design

By Kevin Buck

$usertype
•
started over 3 years ago

0 replies • 8809 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.