Custom IC Design

Latest Posts

Discussion

Problem with a waveform

Category: Custom IC Design

By tomgerga

$usertype
•
updated 7 months ago by Andrew Beckett

1 replies • 1768 views
Discussion

ADE XL simulation efficiency and errors

Category: Custom IC Design

By dogman4

$usertype
•
updated 7 months ago by Andrew Beckett

5 replies • 3196 views
Discussion

ERROR (LMF-02096)

Category: Custom IC Design

By CB202409064221

$usertype
•
updated 7 months ago by Andrew Beckett

1 replies • 2119 views
Discussion

conditional variable based type of test

Category: Custom IC Design

By sjwprcssw

$usertype
•
updated 7 months ago by Andrew Beckett

1 replies • 1652 views
Discussion

PSF_utils not working on binary psf folder

Category: Custom IC Design

By Shlok Vaibhav

$usertype
•
updated 7 months ago by Andrew Beckett

3 replies • 3276 views
Discussion

Erroneous report in EMIR tool shows failed nets as passed.

Category: Custom IC Design

By unSkilled

$usertype
•
started 7 months ago

0 replies • 1571 views
Discussion

Verilog-A module for calculation of average 100 MHz continuous input signal (unaccurate results when analyzing in WaveView; transient sim in spectre)

Category: Custom IC Design

By FC202502053712

$usertype
•
started 7 months ago

0 replies • 1651 views
Discussion

trouble opening new cellview

Category: Custom IC Design

By SH202501029855

$usertype
•
updated 7 months ago by SH202501029855

2 replies • 1985 views
Discussion

Nonlinear (voltage dependent) resistor model

Category: Custom IC Design

By MikeA

$usertype
•
updated 7 months ago by MikeA

3 replies • 2104 views
Discussion

Nonlinear static block in tabular form

Category: Custom IC Design

By MikeA

$usertype
•
updated 7 months ago by MikeA

2 replies • 1907 views
Discussion

How to disable modelFiles display in the viva plot?

Category: Custom IC Design

By sjwprcker

$usertype
•
updated 7 months ago by Andrew Beckett

1 replies • 1788 views
Discussion

How to change text alignment in "Description" column of ADE Explorer

Category: Custom IC Design

By Volker T

$usertype
•
updated 7 months ago by Volker T

2 replies • 601 views
Discussion

error of laplace_zp in verilogA

Category: Custom IC Design

By sjwprcker

$usertype
•
updated 7 months ago by sjwprcker

2 replies • 2142 views
Discussion

VCD File Simulation using Spectre

Category: Custom IC Design

By VK202409108412

$usertype
•
updated 7 months ago by VK202409108412

5 replies • 3311 views
Discussion

the transfer function with KT/C noise included?

Category: Custom IC Design

By LPTV

$usertype
•
started 7 months ago

0 replies • 298 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.