Custom IC Design

Latest Posts

Discussion

add xy location to show selection info toolbar?

Category: Custom IC Design

By yeh1

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 13878 views
Discussion

Thông tắc bể phốt không đục phá an toàn

Category: Custom IC Design

By nguyen van tien

$usertype
•
started over 6 years ago

0 replies • 533 views
Discussion

Rod PCELL Inclusion

Category: Custom IC Design

By PatORiordan

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 13400 views
Discussion

Green/red ticks in library manager with rev control

Category: Custom IC Design

By NickA

$usertype
•
started over 6 years ago

0 replies • 855 views
Discussion

Problems when using APS+AMS Multi-threads in mixed-signal design

Category: Custom IC Design

By jn9702

$usertype
•
started over 6 years ago

0 replies • 2519 views
Discussion

ADE Assembler MATLAB Interface and MATLAB Parallel Computing

Category: Custom IC Design

By Nicolas Callens

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 13624 views
Discussion

Simulation error with ideal_balun in cadence Virtuoso

Category: Custom IC Design

By NorNand

$usertype
•
updated over 6 years ago by NorNand

2 replies • 18763 views
Discussion

Copy pins as strongly connected

Category: Custom IC Design

By RVERP

$usertype
•
updated over 6 years ago by RVERP

4 replies • 14639 views
Discussion

"m" multiplier not picked up when LVS

Category: Custom IC Design

By DavidLou

$usertype
•
updated over 6 years ago by DavidLou

2 replies • 1809 views
Discussion

check the instance symbol change in schematic

Category: Custom IC Design

By lzyc

$usertype
•
updated over 6 years ago by Amul

13 replies • 20859 views
Discussion

Hspice simulation

Category: Custom IC Design

By fengye

$usertype
•
updated over 6 years ago by fengye

2 replies • 14665 views
Discussion

vmsUpdateCellViews : How to disable/override user pop-ups?

Category: Custom IC Design

By RakeshDama

$usertype
•
updated over 6 years ago by RakeshDama

4 replies • 2502 views
Discussion

How to solve the problem of FATAL error :rules file must contain CAPACITIVE ORDER statement in calibre Pex results as shown in below

Category: Custom IC Design

By Prashanth K

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 15054 views
Discussion

Repeat option in vpwl source

Category: Custom IC Design

By Ananthesh

$usertype
•
updated over 6 years ago by Ananthesh

4 replies • 28613 views
Discussion

problem in UltraSim simulation

Category: Custom IC Design

By Skywalker121

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 13388 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.