Custom IC Design

Latest Posts

Discussion

Guidelines for the Custom IC Design Forum

Category: Custom IC Design

By Andrew Beckett

$usertype
•
started over 14 years ago

0 replies • 29458 views
Discussion

Fundamental question on edge phase noise from sampled PNOISE

Category: Custom IC Design

By Yuto Lau

$usertype
•
updated 21 minutes ago by Yuto Lau

2 replies • 109 views
Discussion

Assembler: possible to force inclusion of model file(s) at the very beginning of netlist?

Category: Custom IC Design

By dontpanic

$usertype
•
started 3 hours ago

0 replies • 31 views
Discussion

wait a long time to have results updated

Category: Custom IC Design

By sjwprcssw

$usertype
•
started 7 hours ago

0 replies • 30 views
Discussion

SOA analysis in cadence virtuoso

Category: Custom IC Design

By TUKA

$usertype
•
started 1 day ago

0 replies • 50 views
Discussion

Strategy for Accelerating Full-Chip AMS Simulation with Multi-Rate Clocks (1kHz / 100MHz)

Category: Custom IC Design

By HY202510149941

$usertype
•
updated 1 day ago by Alonso Schmidt

1 replies • 154 views
Discussion

Buses in spectreText when creating symbol

Category: Custom IC Design

By MC20250412421

$usertype
•
updated 2 days ago by MC20250412421

2 replies • 192 views
Discussion

Replace symbol pin names without changing the pin placement and symbol boundary

Category: Custom IC Design

By SimhanAnalog

$usertype
•
updated 5 days ago by Andrew Beckett

2 replies • 344 views
Discussion

Does Cadence provide a standard Python API for tool automation?

Category: Custom IC Design

By WM20250906725

$usertype
•
updated 5 days ago by Andrew Beckett

5 replies • 2004 views
Discussion

Issue with Skywater 130 Monte Carlo Mismatch Analysis

Category: Custom IC Design

By VLSI lab IITB

$usertype
•
updated 6 days ago by VLSI lab IITB

2 replies • 312 views
Discussion

Issue with the ADE Explorer/Assembler simulator

Category: Custom IC Design

By GL202502244954

$usertype
•
started 6 days ago

0 replies • 113 views
Discussion

Date/time (or $system) in verilogA

Category: Custom IC Design

By leok

$usertype
•
updated 8 days ago by leok

2 replies • 134 views
Discussion

quantus parasitic extraction vs. SKY130 PDK

Category: Custom IC Design

By GS202507021424

$usertype
•
updated 10 days ago by Andrew Beckett

2 replies • 1108 views
Discussion

Quantus Error – Sky130 qrcTechFile not recognized as valid technology file

Category: Custom IC Design

By RK202509013321

$usertype
•
updated 10 days ago by Andrew Beckett

1 replies • 291 views
Discussion

Stop Condition of Liberate trio in characterizing a DFF

Category: Custom IC Design

By TN202507027633

$usertype
•
updated 12 days ago by Guangjun Cao

1 replies • 198 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.