Custom IC Design

Latest Posts

Discussion

An error with Momentum S parameter blocks in Spectre

Category: Custom IC Design

By JoshK

$usertype
•
updated over 12 years ago by Andrew Beckett

7 replies • 17330 views
Discussion

qrc extraction of single components and netset.

Category: Custom IC Design

By Zitty

$usertype
•
updated over 12 years ago by Quek

1 replies • 13718 views
Discussion

Exporting manufactured interconnect geometry including DFM effects

Category: Custom IC Design

By ArnoSetagaya

$usertype
•
updated over 12 years ago by Quek

1 replies • 13760 views
Discussion

Terminal Mismatch for MOS_a2d in virtuoso

Category: Custom IC Design

By Arslan

$usertype
•
updated over 12 years ago by Andrew Beckett

2 replies • 13977 views
Discussion

model name for normal diode in virtuoso shematic editor

Category: Custom IC Design

By madhusudha

$usertype
•
updated over 12 years ago by diode model

6 replies • 23678 views
Discussion

Which noise does param 'sh' stand for in ADE noise summary?

Category: Custom IC Design

By Raveesh

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 14133 views
Discussion

IC5141 - LEFOut failed.

Category: Custom IC Design

By kb how

$usertype
•
updated over 12 years ago by kb how

6 replies • 2638 views
Discussion

Another unique veriloga filename question

Category: Custom IC Design

By ricez

$usertype
•
updated over 12 years ago by ricez

2 replies • 14457 views
Discussion

Flightlines in Layout XL

Category: Custom IC Design

By pham777

$usertype
•
updated over 12 years ago by pham777

2 replies • 16731 views
Discussion

How to ignore some minor dots in streaming out the gds file

Category: Custom IC Design

By SUEE

$usertype
•
updated over 12 years ago by Andrew Beckett

8 replies • 15837 views
Discussion

Schematic view settings in cdsenv

Category: Custom IC Design

By Abhilash B

$usertype
•
updated over 12 years ago by theopaone

3 replies • 16208 views
Discussion

Trigger warning on sessioin start

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 12 years ago by Andrew Beckett

4 replies • 15601 views
Discussion

Creating an automatic via

Category: Custom IC Design

By Siddique baig

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 16412 views
Discussion

Log directory gets created (taking up space)

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13338 views
Discussion

How to change wire's collor in Virtuso Schematic Editor

Category: Custom IC Design

By Runner

$usertype
•
updated over 12 years ago by Andrew Beckett

2 replies • 3348 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.