Custom IC Design

Latest Posts

Discussion

Only 6 digits are displayed in Move/Stretch options menu

Category: Custom IC Design

By Kevin Li
•
updated over 2 years ago by Kevin Li

5 replies • 1603 views
Discussion

Post-simulation error

Category: Custom IC Design

By jandk
•
updated over 2 years ago by jandk

2 replies • 7645 views
Discussion

use events in spectreMDL expressions

Category: Custom IC Design

By Zol
•
updated over 2 years ago by Andrew Beckett

3 replies • 7088 views
Discussion

How to simulate Large signal bandwidth of amplifier

Category: Custom IC Design

By Senan
•
updated over 2 years ago by ShawnLogan

18 replies • 12923 views
Discussion

AnalogLib VDC with DC = 0V and transient noise has an clear average of <> 0V

Category: Custom IC Design

By df03sch
•
updated over 2 years ago by ShawnLogan

5 replies • 3055 views
Discussion

Transient Simulation

Category: Custom IC Design

By amssshubham
•
updated over 2 years ago by Andrew Beckett

1 replies • 6178 views
Discussion

Issue with autogenerating multiple Verilog-A views in same cell

Category: Custom IC Design

By muheicdesign
•
updated over 2 years ago by Andrew Beckett

3 replies • 7464 views
Discussion

DSPF black box

Category: Custom IC Design

By Pirate King
•
updated over 2 years ago by Ashwin Rebello

3 replies • 9479 views
Discussion

pointer precision in cadence virtuoso layout XL

Category: Custom IC Design

By ISHITA AGGARWAL
•
updated over 2 years ago by ISHITA AGGARWAL

2 replies • 7144 views
Discussion

spextreX accuracy preset as dynamic parameter

Category: Custom IC Design

By sjwprcker
•
updated over 2 years ago by Andrew Beckett

1 replies • 6349 views
Discussion

cmdmprobe from analogLib

Category: Custom IC Design

By illaoi
•
updated over 2 years ago by ShawnLogan

7 replies • 11160 views
Discussion

Wrong keyboard mapping

Category: Custom IC Design

By Kurt63
•
updated over 2 years ago by Kurt63

4 replies • 8438 views
Discussion

What does Noise Contribution Option in transient simulation mean?

Category: Custom IC Design

By Leo66
•
updated over 2 years ago by Leo66

2 replies • 8293 views
Discussion

Is it required a particular license to plot internal VerilogA parameters?

Category: Custom IC Design

By Rawcode
•
updated over 2 years ago by Rawcode

11 replies • 10069 views
Discussion

Instance bBox vs Flattened bBox

Category: Custom IC Design

By Chanyou
•
updated over 2 years ago by Chanyou

1 replies • 6147 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.