Custom IC Design

Latest Posts

Discussion

How to evaluate expressions in ADE Assembler during a Monte Carlo simulation that require results from a single run at nominal conditions?

Category: Custom IC Design

By FormerMember

$usertype
•
updated over 3 years ago by delgsy

2 replies • 4853 views
Discussion

Importing and simulating .cir spice file in Cadence

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by delgsy

5 replies • 14208 views
Discussion

Edit Snap Mode is being set to "anyAngle" on startup - Virtuoso XL 6.1.8-64b.500.21

Category: Custom IC Design

By dietSprunk

$usertype
•
updated over 3 years ago by dietSprunk

2 replies • 2581 views
Discussion

cdsterm info sometimes does not show?

Category: Custom IC Design

By kenc184

$usertype
•
updated over 3 years ago by kenc184

8 replies • 12734 views
Discussion

Problem with EM/IR simulation: port name mismatch between SPF file and schematic netlist

Category: Custom IC Design

By ykhuang

$usertype
•
updated over 3 years ago by ykhuang

2 replies • 4615 views
Discussion

Problem in Global/local Optimization

Category: Custom IC Design

By Mostafa A

$usertype
•
updated over 3 years ago by Mostafa A

2 replies • 2280 views
Discussion

is there any way of extracting terminal charge

Category: Custom IC Design

By Yea Chul

$usertype
•
updated over 3 years ago by Yea Chul

2 replies • 8792 views
Discussion

output setup shows a yellow row

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 3 years ago by sjwprcker

7 replies • 14349 views
Discussion

3-bit flash ADC design

Category: Custom IC Design

By Lohithpras

$usertype
•
updated over 3 years ago by Andrew Beckett

2 replies • 12595 views
Discussion

switch layer when creating a path in 6.1.8?

Category: Custom IC Design

By fireonthesee88

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 9484 views
Discussion

VerilogA End of File

Category: Custom IC Design

By KhanAmir

$usertype
•
started over 3 years ago

0 replies • 8394 views
Discussion

Empty R reporting in Parasitic Backannotation

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 9062 views
Discussion

why schematic and viva trace colors mismatched?

Category: Custom IC Design

By kenc184

$usertype
•
updated over 3 years ago by Andrew Beckett

13 replies • 13937 views
Discussion

SA Register output issue

Category: Custom IC Design

By sounakd01

$usertype
•
started over 3 years ago

0 replies • 8526 views
Discussion

netlist creation issue

Category: Custom IC Design

By sjwprcker

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 10215 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.