Custom IC Design

Latest Posts

Discussion

some questions after using abConvertComponentParams.il to do schematic porting

Category: Custom IC Design

By ringamp
•
updated over 4 years ago by Andrew Beckett

5 replies • 11904 views
Discussion

Cannot plot transient response (no graph/empty window)

Category: Custom IC Design

By hikotoshi
•
updated over 4 years ago by yysunj

22 replies • 13511 views
Discussion

DRC DIVA. How can I solve this marker text: "Space to three adjacent Contacts ( < 0.10um apart) >= 0.08 um"?

Category: Custom IC Design

By VictorArzate
•
updated over 4 years ago by Andrew Beckett

3 replies • 2052 views
Discussion

Running AMS netlist from unix terminal

Category: Custom IC Design

By RFStuff
•
updated over 4 years ago by RFStuff

10 replies • 14704 views
Discussion

importing spice model into cadence virtuoso ic design

Category: Custom IC Design

By Hazem Al Indari
•
updated over 4 years ago by Andrew Beckett

7 replies • 15357 views
Discussion

how to temporary short together bus in schematic for lvs

Category: Custom IC Design

By hesdeadJim
•
updated over 4 years ago by hesdeadJim

4 replies • 12292 views
Discussion

What is meant by "device parameterization" in relation to "ignoreDesignChangesRun" limitation discussed in ADE user guide?

Category: Custom IC Design

By jehh
•
updated over 4 years ago by jehh

2 replies • 860 views
Discussion

Print high-resolution layout image in cadence virtuoso

Category: Custom IC Design

By srour
•
updated over 4 years ago by Andrew Beckett

3 replies • 14207 views
Discussion

Abstract generator gdsii file import problem

Category: Custom IC Design

By Dinesh Varma4
•
updated over 4 years ago by Quek

6 replies • 15494 views
Discussion

[LVS Error] Missing ME1_PSUB via

Category: Custom IC Design

By iamKarthikBK
•
updated over 4 years ago by iamKarthikBK

9 replies • 13969 views
Discussion

What is the difference between pmos, pmoshiv, pmos3, and pmostie in Cadence gpdk018?

Category: Custom IC Design

By SimbaG
•
updated over 4 years ago by SimbaG

2 replies • 12082 views
Discussion

Netlisting flowchart postFunc called multiple times with Assembler & ICRP job control

Category: Custom IC Design

By smikes
•
updated over 4 years ago by Andrew Beckett

1 replies • 987 views
Discussion

Dynamic tolerance with Spectre X?

Category: Custom IC Design

By smikes
•
updated over 4 years ago by Andrew Beckett

1 replies • 11708 views
Discussion

How to combine two procedure syntax and use by bindkey layer?

Category: Custom IC Design

By toyakoyosu
•
updated over 4 years ago by Andrew Beckett

3 replies • 10865 views
Discussion

Controlling the displayed number of floating decimals in the DC operating point

Category: Custom IC Design

By Javier Beloso
•
updated over 4 years ago by Javier Beloso

2 replies • 13084 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.