Custom IC Design

Latest Posts

Discussion

Accurate delay measurement between two clocks

Category: Custom IC Design

By threepwood06

$usertype
•
updated over 5 years ago by Andrew Beckett

3 replies • 17497 views
Discussion

VHDL-AMS std and ieee libraries not found/empty

Category: Custom IC Design

By pepijndevos

$usertype
•
updated over 5 years ago by pepijndevos

2 replies • 3951 views
Discussion

How to get a plot with two ADE XL outputs?

Category: Custom IC Design

By daxigua179

$usertype
•
updated over 5 years ago by YutaoLiu

4 replies • 18475 views
Discussion

Extracting 1dB bandwidth from parametric sweep-DFT results

Category: Custom IC Design

By YutaoLiu

$usertype
•
started over 5 years ago

0 replies • 13406 views
Discussion

VCO design problem

Category: Custom IC Design

By asrf

$usertype
•
updated over 5 years ago by FormerMember

9 replies • 24628 views
Discussion

ViVA XL export to vcsv failed

Category: Custom IC Design

By ZoltanT

$usertype
•
updated over 5 years ago by ZoltanT

4 replies • 16458 views
Discussion

PSS sweep in ADE-XL

Category: Custom IC Design

By ZoltanT

$usertype
•
updated over 5 years ago by ZoltanT

4 replies • 16660 views
Discussion

Parameters in hierarchical schematics

Category: Custom IC Design

By pepijndevos

$usertype
•
updated over 5 years ago by Andrew Beckett

3 replies • 18369 views
Discussion

Is it possible to pour a plane in Virtuoso?

Category: Custom IC Design

By CADcasualty

$usertype
•
updated over 5 years ago by CADcasualty

2 replies • 13853 views
Discussion

Importing HSPICE .sp file and .lib libraries into Cadence Virtuoso

Category: Custom IC Design

By cadencenewbie

$usertype
•
started over 5 years ago

0 replies • 15779 views
Discussion

smooth dft

Category: Custom IC Design

By threepwood06

$usertype
•
updated over 5 years ago by threepwood06

5 replies • 16272 views
Discussion

Unit of self_gain in BSIM4(V4.5)

Category: Custom IC Design

By wgtkan

$usertype
•
updated over 5 years ago by Andrew Beckett

8 replies • 3795 views
Discussion

Exporting Cell Count and Cell Layers to text file

Category: Custom IC Design

By FLNaviGator

$usertype
•
started over 5 years ago

0 replies • 13103 views
Discussion

liberate error messages doc.

Category: Custom IC Design

By chaujohnthan

$usertype
•
updated over 5 years ago by Andrew Beckett

1 replies • 13936 views
Discussion

Noise analysis on dynamic comparator

Category: Custom IC Design

By minci

$usertype
•
updated over 5 years ago by Andrew Beckett

15 replies • 30074 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.