Custom IC Design

Latest Posts

Discussion

AHDL read-in errors

Category: Custom IC Design

By pietrobu

$usertype
•
started over 5 years ago

0 replies • 13718 views
Discussion

Running AC and DC simulation in the same time

Category: Custom IC Design

By NorNand

$usertype
•
updated over 5 years ago by NorNand

6 replies • 17759 views
Discussion

Plotting transistor operating point components in DC simulation

Category: Custom IC Design

By NorNand

$usertype
•
updated over 5 years ago by NorNand

3 replies • 20812 views
Discussion

PNoise simulation of dynamic comparator

Category: Custom IC Design

By ULPAnalog

$usertype
•
started over 5 years ago

0 replies • 14980 views
Discussion

Transformation of one technology to another technology?

Category: Custom IC Design

By jyoti kandpal

$usertype
•
updated over 5 years ago by jyoti kandpal

2 replies • 13470 views
Discussion

ERROR (OSSHNL-402):

Category: Custom IC Design

By degurrola

$usertype
•
updated over 5 years ago by Andrew Beckett

5 replies • 15005 views
Discussion

assura rcx fails

Category: Custom IC Design

By jyoti kandpal

$usertype
•
updated over 5 years ago by jyoti kandpal

2 replies • 13565 views
Discussion

how to find input impedance of common gate configuration

Category: Custom IC Design

By srini91

$usertype
•
updated over 5 years ago by Qusai

2 replies • 15450 views
Discussion

Help with ADE XL simulation

Category: Custom IC Design

By EEE student

$usertype
•
updated over 5 years ago by EEE student

6 replies • 15344 views
Discussion

spectre save restart

Category: Custom IC Design

By nnlt

$usertype
•
updated over 6 years ago by CADcasualty

3 replies • 17479 views
Discussion

Import .mod file

Category: Custom IC Design

By nicola91it

$usertype
•
started over 6 years ago

0 replies • 14168 views
Discussion

Usage of int and max functions while passing variables from parent schematic to lower levels

Category: Custom IC Design

By kalikrishna

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 14092 views
Discussion

Warning: Net “clk is not glued to any wire”

Category: Custom IC Design

By Genas

$usertype
•
updated over 6 years ago by Genas

4 replies • 14519 views
Discussion

Difference between Virtuoso_Acceler_Parallel_sc and Virtuoso_Multi_mode_Simulation

Category: Custom IC Design

By debaabed

$usertype
•
updated over 6 years ago by Andrew Beckett

3 replies • 15106 views
Discussion

extend analog stop time

Category: Custom IC Design

By apple419

$usertype
•
updated over 6 years ago by apple419

2 replies • 15105 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.