Custom IC Design

Latest Posts

Discussion

Cadence simulation setup－core usage-

Category: Custom IC Design

By AllenD

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 2762 views
Discussion

Liberate for .lib generation of D flip flop

Category: Custom IC Design

By anandmohan

$usertype
•
updated over 7 years ago by anandmohan

2 replies • 15317 views
Discussion

PAC + PSS for a single-inductor multiple-output (SIMO) converter with verilogA

Category: Custom IC Design

By BaaB

$usertype
•
updated over 7 years ago by BaaB

2 replies • 13304 views
Discussion

Changing x-value of a signal and/or handle signals with multiple outputs

Category: Custom IC Design

By itos

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 2517 views
Discussion

PSS not completing in post extraction design

Category: Custom IC Design

By praveenmv

$usertype
•
updated over 7 years ago by Dimitra Papazoglou

4 replies • 16128 views
Discussion

flattening a cell

Category: Custom IC Design

By rocad

$usertype
•
updated over 7 years ago by Andrew Beckett

2 replies • 14641 views
Discussion

How to do "multiplication" in freq. domain with provided noise data file?

Category: Custom IC Design

By Cod Liang

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 3019 views
Discussion

Performance of BSIM-CMG 110.0.0 FinFET SPICE model in spectre simulator

Category: Custom IC Design

By MrFinFET

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 13964 views
Discussion

Verilog-a implementation of TFET

Category: Custom IC Design

By archity

$usertype
•
started over 7 years ago

0 replies • 13686 views
Discussion

IC617 import GDS file from TSMC.

Category: Custom IC Design

By AllenD

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 15819 views
Discussion

Modeling and simulation of FinFET in cadence

Category: Custom IC Design

By RAJ JOHRI

$usertype
•
updated over 7 years ago by Andrew Beckett

13 replies • 25454 views
Discussion

check spacing between nets with Diva DRC - Net tracing with Diva - Need inputs

Category: Custom IC Design

By Naveen Premkumar

$usertype
•
updated over 7 years ago by Andrew Beckett

2 replies • 1470 views
Discussion

linear fit of simulation results

Category: Custom IC Design

By olalivier

$usertype
•
updated over 7 years ago by Andrew Beckett

5 replies • 17917 views
Discussion

QRC Lvs Extracted View

Category: Custom IC Design

By PietroUser

$usertype
•
updated over 7 years ago by PietroUser

4 replies • 15380 views
Discussion

[URI] RelXpert support for HISIM_HV model cards.

Category: Custom IC Design

By FAVG

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 13404 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.