Custom IC Design

Latest Posts

Discussion

Creating or loading Eye mask in Eye Diagram plot

Category: Custom IC Design

By Piash

$usertype
•
updated over 7 years ago by Arja H

3 replies • 15665 views
Discussion

Keyboard shortcut for running simulation in ADE GXL?

Category: Custom IC Design

By rickyuexu

$usertype
•
updated over 7 years ago by sjwprc

13 replies • 24954 views
Discussion

Eye Diagram Plot Zoom In Problem

Category: Custom IC Design

By FiratCelik

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 14910 views
Discussion

pnoise analysis modulated type for single edge

Category: Custom IC Design

By Microsemi

$usertype
•
updated over 7 years ago by Microsemi

2 replies • 14121 views
Discussion

Run stops at 0/1

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

2 replies • 997 views
Discussion

drplJitter function help

Category: Custom IC Design

By debaabed

$usertype
•
updated over 7 years ago by debaabed

2 replies • 16157 views
Discussion

Post layout simulation using Ocean Script

Category: Custom IC Design

By Ishant Anand

$usertype
•
updated over 7 years ago by Ishant Anand

9 replies • 16386 views
Discussion

How to change schematic items like pins and solder dots from outline to solid display?

Category: Custom IC Design

By RichTH

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 14798 views
Discussion

odd techLayerProperties "?" and "()"

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

2 replies • 846 views
Discussion

IEEE-like spec on CDBA and OA

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

2 replies • 14922 views
Discussion

x_count@techDerivedLayers : formal definition?

Category: Custom IC Design

By goofycat

$usertype
•
updated over 7 years ago by goofycat

2 replies • 819 views
Discussion

How to edit dependent expression in ADEXL to represent specified corner sim result ?

Category: Custom IC Design

By sjwprc

$usertype
•
updated over 7 years ago by Andrew Beckett

4 replies • 15586 views
Discussion

psfxl warning, what it means?

Category: Custom IC Design

By Pyroblast

$usertype
•
updated over 7 years ago by evancox10

2 replies • 17566 views
Discussion

Convert schematic to Verilog file

Category: Custom IC Design

By Myskill

$usertype
•
updated over 7 years ago by Andrew Beckett

12 replies • 33121 views
Discussion

CDF doneProc callback no longer runs.

Category: Custom IC Design

By MatthewLove

$usertype
•
updated over 7 years ago by MatthewLove

2 replies • 13920 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.