Custom IC Design

Latest Posts

Discussion

"Assertion Failed" in Noise-Aware PLL Simulation

Category: Custom IC Design

By Cod Liang

$usertype
•
updated over 9 years ago by Cod Liang

4 replies • 3282 views
Discussion

creatNetlist with ocean in a specific directory

Category: Custom IC Design

By fabriceBG

$usertype
•
updated over 9 years ago by fabriceBG

2 replies • 14286 views
Discussion

Analog Layout Floorplan

Category: Custom IC Design

By Gunda Vishnu

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 15972 views
Discussion

Invisible Inherited signals in Verilog-A

Category: Custom IC Design

By FormerMember

$usertype
•
started over 9 years ago

0 replies • 3744 views
Discussion

ADEXL: Accessing results via Skill

Category: Custom IC Design

By MarkusK

$usertype
•
started over 9 years ago

0 replies • 12927 views
Discussion

giving user defined waveform as input

Category: Custom IC Design

By JagdishP

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 14245 views
Discussion

creation of Nwell and Psub in gpdk 090 technology

Category: Custom IC Design

By raghavendra ks

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 15354 views
Discussion

cmin transient parameter and dynamic power consumption

Category: Custom IC Design

By Johanny Saenz

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 17074 views
Discussion

ADEXL Warning for more than 100 runs

Category: Custom IC Design

By shayansh

$usertype
•
updated over 9 years ago by Andrew Beckett

4 replies • 14962 views
Discussion

How to import CST or HFSS result into Cadence Spectre?

Category: Custom IC Design

By Patrick Zhang

$usertype
•
updated over 9 years ago by Andrew Beckett

3 replies • 16750 views
Discussion

Simulating Oscillators with "linearic" fails for a testbench that includes mtline

Category: Custom IC Design

By sunsurshi123

$usertype
•
started over 9 years ago

0 replies • 504 views
Discussion

Parametric analysis (in ADE) differs from single analysis, at equal parameter

Category: Custom IC Design

By Clidre

$usertype
•
updated over 9 years ago by Andrew Beckett

2 replies • 14367 views
Discussion

Can user assign filename to fsdb in Spectre simulation result using Spectre command option

Category: Custom IC Design

By mctang

$usertype
•
updated over 9 years ago by mctang

4 replies • 15721 views
Discussion

Gemini pin file definition

Category: Custom IC Design

By icjam

$usertype
•
updated over 9 years ago by icjam

6 replies • 15070 views
Discussion

Loading and streaming custom Pcell issue.

Category: Custom IC Design

By Petya

$usertype
•
updated over 9 years ago by Petya

3 replies • 13805 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.