Custom IC Design

Latest Posts

Discussion

Unified Reliability Interface for a macro model

Category: Custom IC Design

By JulianLeander
•
updated over 11 years ago by Tawna

3 replies • 13901 views
Discussion

Spectre in IC6.1.6

Category: Custom IC Design

By Kaou
•
updated over 11 years ago by Tawna

1 replies • 13951 views
Discussion

Problem Changing Resistor Parameters: Not Visible

Category: Custom IC Design

By Jake98
•
updated over 11 years ago by Andrew Beckett

1 replies • 13554 views
Discussion

problem of running IC5141 in Centos 6.3

Category: Custom IC Design

By neuro
•
updated over 11 years ago by Andrew Beckett

11 replies • 18044 views
Discussion

gds streamins in CDB and OA, interchangeably

Category: Custom IC Design

By ASICnm
•
updated over 11 years ago by Andrew Beckett

13 replies • 17913 views
Discussion

Phase Delay in virtuoso

Category: Custom IC Design

By kenambo
•
updated over 11 years ago by Andrew Beckett

1 replies • 16353 views
Discussion

A stochastic model in Verilog A for Monte Carlo simulation

Category: Custom IC Design

By UUinfini
•
updated over 11 years ago by UUinfini

29 replies • 33243 views
Discussion

Simulator Inaccuracy?

Category: Custom IC Design

By MTP3
•
updated over 11 years ago by MTP3

1 replies • 12640 views
Discussion

Transient Simulation 1/f noise

Category: Custom IC Design

By kangjh7
•
updated over 11 years ago by Andrew Beckett

3 replies • 2539 views
Discussion

Layout toolbox will not start with new techfile

Category: Custom IC Design

By slbecker
•
updated over 11 years ago by Quek

3 replies • 14114 views
Discussion

Changes to option form do not take effect immediately - Virtuoso

Category: Custom IC Design

By mikewu216
•
updated over 11 years ago by Andrew Beckett

1 replies • 860 views
Discussion

Parameterizing a Parameterized symbol

Category: Custom IC Design

By RFStuff
•
updated over 11 years ago by Andrew Beckett

1 replies • 13689 views
Discussion

Error while doing Calibre PEX

Category: Custom IC Design

By narendra046
•
updated over 11 years ago by Andrew Beckett

1 replies • 19399 views
Discussion

Stream out to ascii dump file supported in Virtuoso 6.1.5?

Category: Custom IC Design

By layoutBoy
•
updated over 11 years ago by layoutBoy

2 replies • 13954 views
Discussion

import a GDS file into virtuoso

Category: Custom IC Design

By Graphene1
•
updated over 11 years ago by Andrew Beckett

19 replies • 40298 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.