Custom IC Design

Latest Posts

Discussion

STB analysis stops running ... with no error in output.log

Category: Custom IC Design

By Praveen K
•
updated over 12 years ago by Praveen K

2 replies • 14346 views
Discussion

Ghost of Dragged object

Category: Custom IC Design

By Anonymous
•
updated over 12 years ago by Anonymous

2 replies • 13050 views
Discussion

How to search for vias with rows or columsn property in layout XL

Category: Custom IC Design

By pham777
•
updated over 12 years ago by pham777

6 replies • 14850 views
Discussion

operating points implementation (verilogA and CDF)

Category: Custom IC Design

By Fabb
•
updated over 12 years ago by Andrew Beckett

3 replies • 13333 views
Discussion

importing EDIF file (library install)

Category: Custom IC Design

By oldnick
•
updated over 12 years ago by oldnick

2 replies • 16564 views
Discussion

verilogin problem: modules are imported twice

Category: Custom IC Design

By Howel
•
updated over 12 years ago by Howel

2 replies • 13839 views
Discussion

Virtuoso Strmout of selected cells

Category: Custom IC Design

By Stevemc12
•
updated over 12 years ago by Andrew Beckett

3 replies • 14964 views
Discussion

ADE XL job dispatch behavior (LSF)

Category: Custom IC Design

By kentauta
•
updated over 12 years ago by Andrew Beckett

1 replies • 14737 views
Discussion

Force ams netlister to skip ports/pins

Category: Custom IC Design

By Runner
•
updated over 12 years ago by Andrew Beckett

1 replies • 979 views
Discussion

How to attach the cdl netlist with cdl view

Category: Custom IC Design

By scorashu
•
updated over 12 years ago by Andrew Beckett

1 replies • 18966 views
Discussion

DRC and LVS error

Category: Custom IC Design

By samanehrh
•
updated over 12 years ago by Andrew Beckett

1 replies • 13321 views
Discussion

Have problem in simulating circuit in virtuoso ADE

Category: Custom IC Design

By sunilreddy
•
updated over 12 years ago by Andrew Beckett

3 replies • 13544 views
Discussion

Resistor transient noise issues with spectre

Category: Custom IC Design

By samini
•
updated over 12 years ago by Andrew Beckett

1 replies • 13915 views
Discussion

spectre nested sweep in MC run fails to "export" expression

Category: Custom IC Design

By kxlux
•
updated over 12 years ago by Andrew Beckett

11 replies • 6433 views
Discussion

ADE-XL/Spectre unobtrusive stb with iprobe

Category: Custom IC Design

By daasboe
•
updated over 12 years ago by Andrew Beckett

1 replies • 2101 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.