Custom IC Design

Latest Posts

Discussion

analysis

Category: Custom IC Design

By yeong

$usertype
•
updated over 12 years ago by Andrew Beckett

29 replies • 23500 views
Discussion

Hierarchical Parasitic Extraction & Cadence Tools

Category: Custom IC Design

By jimito13

$usertype
•
updated over 12 years ago by GabrielB

24 replies • 18134 views
Discussion

How do I re-load the .cadence directory via SKILL w/o restarting a session?

Category: Custom IC Design

By Julia

$usertype
•
updated over 12 years ago by Julia

4 replies • 1762 views
Discussion

How to write the expression for two currents' signal and plot them with Temperature

Category: Custom IC Design

By bhl3302

$usertype
•
updated over 12 years ago by bhl3302

2 replies • 7431 views
Discussion

problem: W and L of a transistor not shown in edit-> object-> properties

Category: Custom IC Design

By apple419

$usertype
•
updated over 12 years ago by beny

3 replies • 2182 views
Discussion

Histograms not showing in MC Analysis

Category: Custom IC Design

By Flyyn Rider

$usertype
•
updated over 12 years ago by Flyyn Rider

1 replies • 13591 views
Discussion

Regarding Smoothness in transient analysis

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 12 years ago by Andrew Beckett

6 replies • 16120 views
Discussion

Layout pin problem: net name distributes via transistor

Category: Custom IC Design

By jeffreyprin

$usertype
•
started over 12 years ago

0 replies • 14287 views
Discussion

Is there a way in Verilog-A to know if transient noise analysis is run?

Category: Custom IC Design

By SharksFan

$usertype
•
updated over 12 years ago by Andrew Beckett

3 replies • 15100 views
Discussion

switching between spectre and mmsim

Category: Custom IC Design

By NcfC

$usertype
•
updated over 12 years ago by NcfC

4 replies • 15507 views
Discussion

axlExportOutputView creates an empty file

Category: Custom IC Design

By adeuser777

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13589 views
Discussion

converting verilog to SPICE netlist

Category: Custom IC Design

By govind2306

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 20484 views
Discussion

Error in MMSIM when executing on 64bit machine

Category: Custom IC Design

By Arslan

$usertype
•
updated over 12 years ago by Andrew Beckett

1 replies • 13952 views
Discussion

Spectre adexl results to sdb/pcf file?

Category: Custom IC Design

By DeepG

$usertype
•
started over 12 years ago

0 replies • 787 views
Discussion

Abstract Generation Crashes during Step pins in a given cell

Category: Custom IC Design

By jorenrefuerzo

$usertype
•
updated over 12 years ago by ColinSutlieff

1 replies • 13351 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.