Custom IC Design

Latest Posts

Discussion

Changing Transient Simulation step size during the simulation

Category: Custom IC Design

By AmirMasnadi
•
updated over 2 years ago by Saloni Chhabra

1 replies • 6380 views
Discussion

BEOL_STACK choice visible for Pegasus LVS run, but not DRC

Category: Custom IC Design

By Saumeek
•
started over 2 years ago

0 replies • 5344 views
Discussion

Could anyone explain PSS+PAC simulation result of sampling circuit

Category: Custom IC Design

By fvoisin
•
updated over 2 years ago by fvoisin

2 replies • 2700 views
Discussion

Pegasus DRC Run fails

Category: Custom IC Design

By Saumeek
•
updated over 2 years ago by RobMan

2 replies • 7191 views
Discussion

ADE Schemetic simulation will not auto re-netlist Verilog-A Module

Category: Custom IC Design

By SimbaG
•
updated over 2 years ago by Frank Wiedmann

3 replies • 6087 views
Discussion

Jitter measurement for VCO

Category: Custom IC Design

By TUKA
•
started over 2 years ago

0 replies • 5252 views
Discussion

How to add the sigma value in model card

Category: Custom IC Design

By CJL
•
started over 2 years ago

0 replies • 5030 views
Discussion

Importing Spectre netlist to generate schematic

Category: Custom IC Design

By komal k
•
started over 2 years ago

0 replies • 5594 views
Discussion

Change Font Size for Schematic Annotation of the DC Operating Points

Category: Custom IC Design

By Zol
•
started over 2 years ago

0 replies • 4988 views
Discussion

[Continue thread] Change Virtuoso Studio ADE Windows Title Style

Category: Custom IC Design

By SimbaG
•
updated over 2 years ago by SimbaG

7 replies • 7885 views
Discussion

*Error* eval: undefined function - mgc_calibre_run_drc

Category: Custom IC Design

By Saumeek
•
updated over 2 years ago by Andrew Beckett

2 replies • 1852 views
Discussion

Finding the training material of the "integration innovus with virtuoso"

Category: Custom IC Design

By SimbaG
•
updated over 2 years ago by Frank Wiedmann

1 replies • 2251 views
Discussion

PCells not found for layout in Cadence Virtuoso using GF 12nm PDK

Category: Custom IC Design

By Saumeek
•
updated over 2 years ago by Andrew Beckett

1 replies • 6728 views
Discussion

expand combined libraries to tree view on start in LibraryManager

Category: Custom IC Design

By cato
•
updated over 2 years ago by cato

2 replies • 5488 views
Discussion

Why the electromagnetic solver not found?

Category: Custom IC Design

By Restart
•
updated over 2 years ago by Restart

1 replies • 5306 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.