• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
CDNS - double leaderboard script

Digital Implementation

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    how to validate delay change details reported due to cross talk effect in spice

    Category: Digital Implementation

    By deeps deeps

    •

    started over 14 years ago

    0 replies • 12658 views
  • Discussion

    State Dependent Problem in db_output and alf2lib

    Category: Digital Implementation

    By Chiahsiang Chiahsiang

    •

    started over 14 years ago

    0 replies • 12641 views
  • Discussion

    Convert Wire to be a Pin

    Category: Digital Implementation

    By Yemelya Yemelya

    •

    started over 14 years ago

    0 replies • 12616 views
  • Discussion

    create_generated_clock works?

    Category: Digital Implementation

    By mwhite mwhite

    •

    updated over 14 years ago by wally1

    1 replies • 14679 views
  • Discussion

    ELC Simulation { ... dc ??? } Documentation

    Category: Digital Implementation

    By Natan00 Natan00

    •

    started over 14 years ago

    0 replies • 12702 views
  • Discussion

    Compatibility problem between ELC and Verilog-A

    Category: Digital Implementation

    By Bastien Bastien

    •

    updated over 14 years ago by rangha

    1 replies • 13061 views
  • Discussion

    Number of clock gated components

    Category: Digital Implementation

    By Shivareddy Shivareddy

    •

    updated over 14 years ago by wally1

    3 replies • 13428 views
  • Discussion

    a doubt while designing a cmos inverter in cadence 614

    Category: Digital Implementation

    By suman samui suman samui

    •

    started over 14 years ago

    0 replies • 12632 views
  • Discussion

    Timing Engine isues **ERROR: (TA-152) complaining about generated clock edges (was: an Error during placement?)

    Category: Digital Implementation

    By icmaple icmaple

    •

    updated over 14 years ago by Shivareddy

    5 replies • 19110 views
  • Discussion

    How to get screen copies under specific view condition

    Category: Digital Implementation

    By Teru Teru

    •

    updated over 14 years ago by Teru

    1 replies • 13030 views
  • Discussion

    ELC library charachterization: db_prepare, gate file

    Category: Digital Implementation

    By scudex scudex

    •

    started over 14 years ago

    0 replies • 12660 views
  • Discussion

    optDesign removes fillers

    Category: Digital Implementation

    By Johann Glaser Johann Glaser

    •

    updated over 14 years ago by Johann Glaser

    4 replies • 15696 views
  • Discussion

    SDF Errors

    Category: Digital Implementation

    By tswong tswong

    •

    updated over 14 years ago by MzQuarter

    5 replies • 17705 views
  • Discussion

    DEF import to Virtuoso

    Category: Digital Implementation

    By superman321 superman321

    •

    updated over 14 years ago by scudex

    4 replies • 15014 views
  • Discussion

    SDF Errors: ncelab: *W,SDFGENNF

    Category: Digital Implementation

    By legolas legolas

    •

    started over 14 years ago

    0 replies • 566 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information