Digital Implementation

Latest Posts

Discussion

Foundation flow stylus

Category: Digital Implementation

By VK20250620161

$usertype
•
started 3 months ago

0 replies • 1333 views
Discussion

INNOVUS: connect internal power nets between hard macros

Category: Digital Implementation

By PK202501238151

$usertype
•
started 3 months ago

0 replies • 1449 views
Discussion

Tracing Gates to RTL Modules and Line Numbers in Flattened Netlist with Genus

Category: Digital Implementation

By SR202412023415

$usertype
•
started 3 months ago

0 replies • 1484 views
Discussion

Synthesizing Specific Gates in Cadence Genus

Category: Digital Implementation

By SR202412023415

$usertype
•
updated 4 months ago by SR202412023415

2 replies • 2467 views
Discussion

Cadence Genus: Submodule synthesis and reuse and integrate it in top module

Category: Digital Implementation

By XH202505277146

$usertype
•
started 4 months ago

0 replies • 1688 views
Discussion

in VSVN netlist getting error , i am using mlcv swicth

Category: Digital Implementation

By SM20250402327

$usertype
•
updated 4 months ago by SM20250402327

1 replies • 1703 views
Discussion

Glitch in Synthesized Netlist Simulation of SR Latch — Occurs Only in One Instance

Category: Digital Implementation

By SaranyaBalan

$usertype
•
started 5 months ago

0 replies • 1874 views
Discussion

querying FSDB

Category: Digital Implementation

By GK20250428557

$usertype
•
started 5 months ago

0 replies • 1719 views
Discussion

Innovus place and route

Category: Digital Implementation

By AB202504284945

$usertype
•
started 5 months ago

0 replies • 2412 views
Discussion

Synthesis Issue: Large Netlist Size Due to Missing Memory Libraries

Category: Digital Implementation

By Ishant Kumar

$usertype
•
started 5 months ago

0 replies • 1770 views
Discussion

Implementation of a PFD circuit

Category: Digital Implementation

By AM202504226619

$usertype
•
started 5 months ago

0 replies • 1847 views
Discussion

report_power vs report_gates

Category: Digital Implementation

By DE202502112928

$usertype
•
started 6 months ago

0 replies • 1853 views
Discussion

How to Build a Clock Tree in Innovus with Buffers at Leaf/Top and Inverters in the Trunk?

Category: Digital Implementation

By BD20250106594

$usertype
•
started 6 months ago

0 replies • 859 views
Discussion

Having trouble with Allegro PCB Editor - Need help urgently!

Category: Digital Implementation

By DM202504021735

$usertype
•
started 6 months ago

0 replies • 610 views
Discussion

ccopt_design min_pulse_width

Category: Digital Implementation

By YW202503177438

$usertype
•
started 6 months ago

0 replies • 1987 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.