• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
CDNS - double leaderboard script

Digital Implementation

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Is there any approach to add global power net despite DesignImport pwoer tab?

    Category: Digital Implementation

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 12811 views
  • Discussion

    long wire transition time issues

    Category: Digital Implementation

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    14 replies • 18750 views
  • Discussion

    A warning when doing timing-driven NanoRoute, Urgent!

    Category: Digital Implementation

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    4 replies • 14027 views
  • Discussion

    no new cells at top level

    Category: Digital Implementation

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    3 replies • 13689 views
  • Discussion

    Ideal nets in ETS

    Category: Digital Implementation

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 12904 views
  • Discussion

    how to the error "Size of cell PADI45(80000,141660) is not an integer multiple of its site IOSite(20,400000)"

    Category: Digital Implementation

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 571 views
  • Discussion

    LVS after place&route may fail due to clock tree buffers

    Category: Digital Implementation

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    4 replies • 1774 views
  • Discussion

    Using a PSpice advanced part into a subcircuit

    Category: Digital Implementation

    By archive

    $usertype

    •

    updated over 17 years ago by NewYorkSteve

    1 replies • 13139 views
  • Discussion

    avoid use of certain cells within a subdesign

    Category: Digital Implementation

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 13306 views
  • Discussion

    how could FE extract coupled C when doing timeDesign?

    Category: Digital Implementation

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    3 replies • 13530 views
  • Discussion

    Regarding sample dofile for in lec verify mode

    Category: Digital Implementation

    By admin

    $usertype

    •

    updated over 17 years ago by admin

    1 replies • 13472 views
  • Discussion

    How to get area results in Micron

    Category: Digital Implementation

    By admin

    $usertype

    •

    updated over 17 years ago by admin

    3 replies • 13656 views
  • Discussion

    1 question on command 'congOpt'

    Category: Digital Implementation

    By archive

    $usertype

    •

    started over 17 years ago

    0 replies • 5226 views
  • Discussion

    Encounter buffer footprint

    Category: Digital Implementation

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    5 replies • 14950 views
  • Discussion

    clockSpiceOut

    Category: Digital Implementation

    By archive

    $usertype

    •

    updated over 17 years ago by archive

    1 replies • 13004 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information