Digital Implementation

Latest Posts

Discussion

set_multicycle_path regarding

Category: Digital Implementation

By vimalraj

$usertype
•
updated over 11 years ago by Kari

1 replies • 14344 views
Discussion

Encounter final layout export to Cadence Virtuoso

Category: Digital Implementation

By Kabal

$usertype
•
updated over 11 years ago by Kari

4 replies • 15851 views
Discussion

samenet spacing violations

Category: Digital Implementation

By Priyatham

$usertype
•
updated over 11 years ago by Kari

4 replies • 15512 views
Discussion

UltraSim simulation issue for Power-up Rush Current Analysis with Power Gate(Switch)

Category: Digital Implementation

By fieldy

$usertype
•
updated over 11 years ago by Kari

1 replies • 1122 views
Discussion

LVS Fails, after P&R extra pins in layout

Category: Digital Implementation

By PatriciaG

$usertype
•
updated over 11 years ago by Kari

5 replies • 3885 views
Discussion

Timing analysis in EDI

Category: Digital Implementation

By HARI PRASAD K

$usertype
•
started over 11 years ago

0 replies • 13977 views
Discussion

NRDB-669 Warning

Category: Digital Implementation

By Roberto Numony

$usertype
•
updated over 11 years ago by ravi ki

2 replies • 13909 views
Discussion

Having trouble reconciling the LEF Tech file with the PDK tech file

Category: Digital Implementation

By FormerMember

$usertype
•
started over 11 years ago

0 replies • 1927 views
Discussion

relxpert vth degradation

Category: Digital Implementation

By Shiny

$usertype
•
started over 11 years ago

0 replies • 13439 views
Discussion

hold fixing in scan chains

Category: Digital Implementation

By chris06

$usertype
•
started over 11 years ago

0 replies • 14810 views
Discussion

EDI Placement Density Screens Honored after Optimization?

Category: Digital Implementation

By Aram Shahinyan

$usertype
•
updated over 11 years ago by Aram Shahinyan

2 replies • 14229 views
Discussion

Power Analysis EPS vs. EDI

Category: Digital Implementation

By marten

$usertype
•
started over 11 years ago

0 replies • 13988 views
Discussion

Cannot find output terms for clock synthesis

Category: Digital Implementation

By FMRLI

$usertype
•
updated over 11 years ago by wally1

3 replies • 14237 views
Discussion

Pads on 3D IC

Category: Digital Implementation

By Costero

$usertype
•
started over 11 years ago

0 replies • 13408 views
Discussion

Parasitic Extraction including floating stripes on top metal layer

Category: Digital Implementation

By salmancmosis

$usertype
•
started over 11 years ago

0 replies • 13521 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.