Digital Implementation

Latest Posts

Discussion

Symbol loading error

Category: Digital Implementation

By marekmat
•
started over 5 years ago

0 replies • 12077 views
Discussion

Import design innovus

Category: Digital Implementation

By Luisonidas
•
started over 5 years ago

0 replies • 13765 views
Discussion

AoT Virtuoso Digital Implementation License Error

Category: Digital Implementation

By Dimitris Ant
•
started over 5 years ago

0 replies • 12824 views
Discussion

Early Rail Analysis and Rail analysis

Category: Digital Implementation

By atwork
•
updated over 5 years ago by Srinath VLSI

2 replies • 16068 views
Discussion

Fixing Process Antenna Violations using Nanoroute

Category: Digital Implementation

By Utkarsh03
•
updated over 5 years ago by Utkarsh03

2 replies • 16747 views
Discussion

DEVICE MODEL INTERFACE

Category: Digital Implementation

By RobertoRusso23
•
started over 5 years ago

0 replies • 13271 views
Discussion

Innovus DefIn and ecoDefIn handling of metal shapes differently.

Category: Digital Implementation

By RTP MikeM
•
updated over 5 years ago by RTP MikeM

1 replies • 17861 views
Discussion

using globalNetConnect to define a signal as a power source to part of a design

Category: Digital Implementation

By docdrew
•
started over 5 years ago

0 replies • 13644 views
Discussion

Power port connection

Category: Digital Implementation

By Greatrebel
•
updated over 5 years ago by docdrew

9 replies • 23953 views
Discussion

Innovus Foundation Flow : DRC violation short with cellblockage

Category: Digital Implementation

By Asamson
•
updated over 5 years ago by RTP MikeM

1 replies • 16482 views
Discussion

Verilog Code to Custom IC Layout generation

Category: Digital Implementation

By vinayelk
•
updated over 5 years ago by vinayelk

2 replies • 16969 views
Discussion

Use separate power for handful of std cells and one macro

Category: Digital Implementation

By docdrew
•
updated over 5 years ago by docdrew

2 replies • 14355 views
Discussion

Cadence Voltus - multiple power pins -setting name and voltages

Category: Digital Implementation

By Varun M J
•
started over 5 years ago

0 replies • 2223 views
Discussion

INNOVUS - write_lef_abstract -design_boundary Option

Category: Digital Implementation

By Alen Duvnjak
•
started over 5 years ago

0 replies • 2611 views
Discussion

Extracting LEF Hierarchically in Innovus

Category: Digital Implementation

By Alen Duvnjak
•
started over 5 years ago

0 replies • 14317 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.