• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Digital Implementation
CDNS - double leaderboard script

Digital Implementation

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    NRDB-51 warning

    Category: Digital Implementation

    By gpremala

    $usertype

    •

    started over 13 years ago

    0 replies • 12952 views
  • Discussion

    Documentation for MMMC flow with CPF

    Category: Digital Implementation

    By mamsadegh

    $usertype

    •

    updated over 13 years ago by tstark

    4 replies • 17451 views
  • Discussion

    What does it mean "Honor LEF defined pitches for advanced node" in First encounter

    Category: Digital Implementation

    By talpiot

    $usertype

    •

    started over 13 years ago

    0 replies • 1135 views
  • Discussion

    How to avoid a group of cell from getting optimised

    Category: Digital Implementation

    By crystee

    $usertype

    •

    updated over 13 years ago by fitz

    1 replies • 13490 views
  • Discussion

    preserve module ports

    Category: Digital Implementation

    By PradyK

    $usertype

    •

    updated over 13 years ago by fitz

    1 replies • 13974 views
  • Discussion

    understand the "COVER" placement status

    Category: Digital Implementation

    By dreamhunter

    $usertype

    •

    updated over 13 years ago by wally1

    1 replies • 2439 views
  • Discussion

    NRDB-1005 warning

    Category: Digital Implementation

    By mwhite

    $usertype

    •

    updated over 13 years ago by wally1

    3 replies • 13821 views
  • Discussion

    LEC - gated clock latches "Unreachable"

    Category: Digital Implementation

    By Yemelya

    $usertype

    •

    updated over 13 years ago by piyushoct

    6 replies • 5900 views
  • Discussion

    RAM Retention Test pattern generation with Encounter Test

    Category: Digital Implementation

    By dp2402

    $usertype

    •

    updated over 13 years ago by dp2402

    1 replies • 13714 views
  • Discussion

    density increase by 15% after postcts hold optimization

    Category: Digital Implementation

    By jabbar

    $usertype

    •

    updated over 13 years ago by jabbar

    3 replies • 14225 views
  • Discussion

    how to generate xtc.cmd?

    Category: Digital Implementation

    By TomPaul

    $usertype

    •

    started over 13 years ago

    0 replies • 12934 views
  • Discussion

    Filler Cells in between BOND Pads ?

    Category: Digital Implementation

    By Anjana

    $usertype

    •

    started over 13 years ago

    0 replies • 13074 views
  • Discussion

    Regarding EndCap and PreCap cells

    Category: Digital Implementation

    By ankit25

    $usertype

    •

    started over 13 years ago

    0 replies • 13012 views
  • Discussion

    How use subcircuit in model file for signal storm.

    Category: Digital Implementation

    By TiNat

    $usertype

    •

    started over 13 years ago

    0 replies • 5299 views
  • Discussion

    trialRoute runtime even if routing only two nets

    Category: Digital Implementation

    By Nishant

    $usertype

    •

    started over 13 years ago

    0 replies • 12981 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information