Functional Verification

Latest Posts

Discussion

a test runs differently if I use the -svseed command line switch or I set the seed via tcl and then give run

Category: Functional Verification

By AlexOgheri
•
updated over 6 years ago by StephenH

1 replies • 3469 views
Discussion

Issue with merging code coverage with different parameter values written inside generate block

Category: Functional Verification

By Btarpara
•
updated over 6 years ago by StephenH

1 replies • 15193 views
Discussion

UVM Register viewer

Category: Functional Verification

By Meghana BN
•
updated over 6 years ago by Meghana BN

2 replies • 15507 views
Discussion

Is it possible to do formal verification of firmware related functions in JasperGold?

Category: Functional Verification

By zainkabir
•
updated over 6 years ago by StephenH

1 replies • 13458 views
Discussion

Reading SVSEED set by IUS,vamanger

Category: Functional Verification

By adwait
•
updated over 6 years ago by Damn

3 replies • 3491 views
Discussion

Usage of verilog compiler directive in TCL

Category: Functional Verification

By usiciliani
•
updated over 6 years ago by NineLights

5 replies • 17535 views
Discussion

System Verilog Assertions

Category: Functional Verification

By Manasy M
•
updated over 6 years ago by Manasy M

4 replies • 17740 views
Discussion

Reading an input file using std.textio

Category: Functional Verification

By rafaelkl
•
updated over 6 years ago by rafaelkl

5 replies • 15613 views
Discussion

Timing and scheduling actions in vManager

Category: Functional Verification

By rahul97
•
updated over 6 years ago by StephenH

3 replies • 14544 views
Discussion

Verifying Configurable RTL with JasperGold

Category: Functional Verification

By Andrew R
•
updated over 6 years ago by TAM1

1 replies • 15776 views
Discussion

Efficient way to create vpi handles and callbacks

Category: Functional Verification

By varunRI
•
updated over 6 years ago by StephenH

3 replies • 14918 views
Discussion

Viewing Classes in Simvision

Category: Functional Verification

By DylanC
•
updated over 6 years ago by DylanC

4 replies • 16663 views
Discussion

How do we use the concept of Save and Restore during real developing(debugging)?

Category: Functional Verification

By Carter Lee
•
started over 6 years ago

0 replies • 3813 views
Discussion

xmelab: *E,CUVDNF (./netlist.vams,1748|8): Could not determine discipline for this expression

Category: Functional Verification

By Abhishek Verma
•
updated over 6 years ago by TAM1

3 replies • 5332 views
Discussion

Parameterized UVM Environment Creation Issue.

Category: Functional Verification

By Selvavinayak
•
updated over 6 years ago by keerthim

9 replies • 21348 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.