Functional Verification

Latest Posts

Discussion

Help with Optimizer (model parameters)

Category: Functional Verification

By CarloDeSanti
•
started over 10 years ago

0 replies • 12699 views
Discussion

Spice Model for VPWL_F_RE_FOREVER

Category: Functional Verification

By Nikesh Bansal
•
updated over 10 years ago by Nikesh Bansal

2 replies • 13572 views
Discussion

How to probe VHDL function variables in ncsim?

Category: Functional Verification

By venkub
•
updated over 10 years ago by David Rogoff

3 replies • 16735 views
Discussion

Facing issue while running ncelab step after ncverilog

Category: Functional Verification

By Tanvinxp
•
updated over 10 years ago by StephenH

1 replies • 16815 views
Discussion

merging code coverage with different .ccf

Category: Functional Verification

By marsun
•
started over 10 years ago

0 replies • 13458 views
Discussion

failed to generate .saif using "irun" command -> "Unrecognized system task or function"

Category: Functional Verification

By childs
•
started over 10 years ago

0 replies • 1127 views
Discussion

set/reset inversion

Category: Functional Verification

By AmbroseLau
•
started over 10 years ago

0 replies • 401 views
Discussion

About timing precision of sdf file simulated in ncsim

Category: Functional Verification

By daxingxing
•
updated over 10 years ago by daxingxing

2 replies • 16201 views
Discussion

Merge conflict with iccr

Category: Functional Verification

By Vict2
•
updated over 10 years ago by Vict2

6 replies • 14897 views
Discussion

How to exclude a register or bit in IMC by certain value

Category: Functional Verification

By brucelu104
•
started over 10 years ago

0 replies • 13823 views
Discussion

Connecting VHDL port to system verilog interface definition in UVM

Category: Functional Verification

By sunil kr
•
updated over 10 years ago by StephenH

4 replies • 15830 views
Discussion

NCVHDL simulation error

Category: Functional Verification

By Jinesh K B
•
updated over 10 years ago by Jinesh K B

2 replies • 13502 views
Discussion

ncsim: *E,DENOTS: No time specification given for value: after

Category: Functional Verification

By binm
•
started over 10 years ago

0 replies • 816 views
Discussion

SV -2009 checker support?

Category: Functional Verification

By quirt
•
started over 10 years ago

0 replies • 504 views
Discussion

SV-MATLAB co-simulation

Category: Functional Verification

By VARUN MARICHI
•
updated over 10 years ago by hannes

1 replies • 13127 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.