Functional Verification

Latest Posts

Discussion

How to Compile System Verilog

Category: Functional Verification

By System Verilog

$usertype
•
updated over 13 years ago by chandanc9

10 replies • 33400 views
Discussion

How to get the activity power in Simvision

Category: Functional Verification

By QQEDA

$usertype
•
updated over 13 years ago by Sporadic Crash

2 replies • 16767 views
Discussion

UNDERSTANDING CADENCE JTAG VIP DEMO

Category: Functional Verification

By navarora

$usertype
•
started over 13 years ago

0 replies • 13959 views
Discussion

irun: design.v is verilog and verilog AMS

Category: Functional Verification

By moogyd

$usertype
•
updated over 13 years ago by moogyd

2 replies • 16545 views
Discussion

Viewing dynamic objects in the Simvision waveform window

Category: Functional Verification

By SCollins

$usertype
•
started over 13 years ago

0 replies • 15782 views
Discussion

Switch to run through assertions

Category: Functional Verification

By Teeeravis

$usertype
•
updated over 13 years ago by tpylant

3 replies • 19538 views
Discussion

How to match the UVC version & the cdn_e_utils version

Category: Functional Verification

By giridhara

$usertype
•
started over 13 years ago

0 replies • 656 views
Discussion

time between two events

Category: Functional Verification

By pravintavagad

$usertype
•
updated over 13 years ago by StephenH

4 replies • 15896 views
Discussion

list generation

Category: Functional Verification

By guyl

$usertype
•
updated over 13 years ago by hannes

1 replies • 13971 views
Discussion

print all the `defines

Category: Functional Verification

By dechaoz05

$usertype
•
updated over 13 years ago by hannes

1 replies • 14843 views
Discussion

How to filter X -> 0 or X -> 1 from signals for events

Category: Functional Verification

By jaichandra

$usertype
•
updated over 13 years ago by hannes

3 replies • 1620 views
Discussion

XBus XSoC XSerial examples

Category: Functional Verification

By pravintavagad

$usertype
•
updated over 13 years ago by hannes

1 replies • 13963 views
Discussion

passing events as parameters to methods or TCM

Category: Functional Verification

By jaichandra

$usertype
•
updated over 13 years ago by hannes

1 replies • 13804 views
Discussion

SystemVerilog modport question

Category: Functional Verification

By SCollins

$usertype
•
updated over 13 years ago by SCollins

2 replies • 18418 views
Discussion

Use of a specify block within a SystemVerilog interface

Category: Functional Verification

By SCollins

$usertype
•
updated over 13 years ago by SCollins

1 replies • 18474 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.