Functional Verification

Latest Posts

Discussion

Including `defines with ncvlog netlisting

Category: Functional Verification

By casparvv
•
updated over 8 years ago by casparvv

2 replies • 16012 views
Discussion

Blank screen emanager

Category: Functional Verification

By Paludo
•
updated over 8 years ago by snitkau

1 replies • 13186 views
Discussion

Exclude a net from block coverage

Category: Functional Verification

By Sandeep4386
•
updated over 8 years ago by StephenH

3 replies • 16409 views
Discussion

Verilog instantiating SystemC (generated using Verilator). irun error: Could not load SystemC model library.

Category: Functional Verification

By ninadpachpute
•
updated over 8 years ago by StephenH

1 replies • 14519 views
Discussion

[IUS] Code profiling

Category: Functional Verification

By stanzani
•
updated over 8 years ago by StephenH

1 replies • 13606 views
Discussion

JasperGold connectivity check.

Category: Functional Verification

By sruti
•
started over 8 years ago

0 replies • 14303 views
Discussion

JasperGold connectivity check

Category: Functional Verification

By sruti
•
started over 8 years ago

0 replies • 14182 views
Discussion

Problem with user define net types resolution functions

Category: Functional Verification

By jach78
•
updated over 8 years ago by tpylant

6 replies • 17587 views
Discussion

I am checking the code coverage for one of my Module's testbench, but the expression coverage is appearing as "n/a" , why is that so ? there are if-else & assignments in the RTL... how do I enable it ?

Category: Functional Verification

By Saru K S
•
updated over 8 years ago by StephenH

4 replies • 3548 views
Discussion

Quickly schematic-viewing a gates file

Category: Functional Verification

By Almendrico
•
updated over 8 years ago by Doug Koslow

5 replies • 17055 views
Discussion

[AHB eVC]Unexpected 1ps delay on BFM

Category: Functional Verification

By J1EM1N
•
started over 8 years ago

0 replies • 386 views
Discussion

How to generate illegal AHB transactions using eVC

Category: Functional Verification

By J1EM1N
•
started over 8 years ago

0 replies • 12720 views
Discussion

Black Blox Creation

Category: Functional Verification

By jesolano
•
updated over 8 years ago by StephenH

2 replies • 15465 views
Discussion

[SV] Constraint solver issue

Category: Functional Verification

By stanzani
•
updated over 8 years ago by TAM1

1 replies • 18232 views
Discussion

[AHB eVC]How to send transfers with no IDLE cycles

Category: Functional Verification

By J1EM1N
•
updated over 8 years ago by J1EM1N

1 replies • 1185 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.