Functional Verification

Latest Posts

Discussion

How to do UVM transaction recording with irun?

Category: Functional Verification

By Jeff000
•
updated over 4 years ago by Jose Cueva

4 replies • 6868 views
Discussion

[Xcelium]Simulation passed but getting the xmvlog E,UNSRFA error during compilation of the libraries

Category: Functional Verification

By QueueAnn
•
started over 4 years ago

0 replies • 3869 views
Discussion

How to remove glitch from Asynchronous UVM TB?

Category: Functional Verification

By Mahesht6
•
updated over 4 years ago by StephenH

1 replies • 11860 views
Discussion

how to save waveform signals to a file using tcl command?

Category: Functional Verification

By JacCi
•
updated over 4 years ago by StephenH

1 replies • 15224 views
Discussion

Pad's to Allegro Translator 17.4

Category: Functional Verification

By MPollock
•
updated over 4 years ago by StephenH

1 replies • 2025 views
Discussion

How to create a counter of edges using the Simvision Waveform Viewer

Category: Functional Verification

By prtqcom
•
updated over 4 years ago by Doug Koslow

1 replies • 13294 views
Discussion

how to get time range of each waveform file?

Category: Functional Verification

By galenxiao
•
updated over 4 years ago by galenxiao

3 replies • 15165 views
Discussion

how to merge coverage for each instances of the agents

Category: Functional Verification

By mukukr
•
updated over 4 years ago by mukukr

6 replies • 18411 views
Discussion

Migration from UVM1.1 to UVM1.2: Problems with Register Viewer + Warnings

Category: Functional Verification

By zoombarabar
•
updated over 4 years ago by rkaur9

3 replies • 19786 views
Discussion

Reading simulation time to a variable

Category: Functional Verification

By Pedro Cardoso
•
updated over 4 years ago by Pedro Cardoso

17 replies • 24019 views
Discussion

Instance is unresolved in module

Category: Functional Verification

By kirankatamala
•
updated over 4 years ago by StephenH

5 replies • 31596 views
Discussion

AMS Advanced Testbench Reuse Flow: RAK

Category: Functional Verification

By pnpras
•
started over 4 years ago

0 replies • 11208 views
Discussion

How to check if signal top.moduleA.aaa is directly connected to top.moduleB.bbb using xcellium TCL? (or simvision)

Category: Functional Verification

By avidanefody
•
updated over 4 years ago by StephenH

1 replies • 11665 views
Discussion

OVL assertions Library and INCISIVE152

Category: Functional Verification

By sandica
•
updated over 4 years ago by StephenH

1 replies • 12237 views
Discussion

analog assert property doesn't show $display $error in both log file and SimVision console

Category: Functional Verification

By monglebest2022
•
started over 4 years ago

0 replies • 1921 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.