• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    OVM- Using interface to access DUT signals

    Category: Functional Verification

    By Ilanrsaifun

    •

    started over 13 years ago

    0 replies • 735 views
  • Discussion

    the usage of e language "now"

    Category: Functional Verification

    By redrabbit

    •

    updated over 14 years ago by hannes

    2 replies • 1348 views
  • Discussion

    View memory in NC-Verilog

    Category: Functional Verification

    By rohslogic

    •

    started over 14 years ago

    0 replies • 14732 views
  • Discussion

    Facing Error while running specman test

    Category: Functional Verification

    By mdkaleem

    •

    updated over 14 years ago by StephenH

    3 replies • 17111 views
  • Discussion

    electronics circuits opearation

    Category: Functional Verification

    By cola

    •

    started over 14 years ago

    0 replies • 14177 views
  • Discussion

    Package monitor_pkg could not be bound.

    Category: Functional Verification

    By spartanthe

    •

    updated over 14 years ago by Brodov Dmitriy

    2 replies • 31490 views
  • Discussion

    How to Compile System Verilog

    Category: Functional Verification

    By System Verilog

    •

    updated over 14 years ago by chandanc9

    10 replies • 36064 views
  • Discussion

    How to get the activity power in Simvision

    Category: Functional Verification

    By QQEDA

    •

    updated over 14 years ago by Sporadic Crash

    2 replies • 18147 views
  • Discussion

    UNDERSTANDING CADENCE JTAG VIP DEMO

    Category: Functional Verification

    By navarora

    •

    started over 14 years ago

    0 replies • 14913 views
  • Discussion

    irun: design.v is verilog and verilog AMS

    Category: Functional Verification

    By moogyd

    •

    updated over 14 years ago by moogyd

    2 replies • 17804 views
  • Discussion

    Viewing dynamic objects in the Simvision waveform window

    Category: Functional Verification

    By SCollins

    •

    started over 14 years ago

    0 replies • 16870 views
  • Discussion

    Switch to run through assertions

    Category: Functional Verification

    By Teeeravis

    •

    updated over 14 years ago by tpylant

    3 replies • 22306 views
  • Discussion

    How to match the UVC version & the cdn_e_utils version

    Category: Functional Verification

    By giridhara

    •

    started over 14 years ago

    0 replies • 882 views
  • Discussion

    time between two events

    Category: Functional Verification

    By pravintavagad

    •

    updated over 14 years ago by StephenH

    4 replies • 17205 views
  • Discussion

    list generation

    Category: Functional Verification

    By guyl

    •

    updated over 14 years ago by hannes

    1 replies • 14941 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information