Functional Verification

Latest Posts

Discussion

comparing a signal length

Category: Functional Verification

By vijay828

$usertype
•
started over 13 years ago

0 replies • 13295 views
Discussion

CONFORMAL LEC-NON EQUIVALENT BLACK BOXES

Category: Functional Verification

By SWAROOP24X7

$usertype
•
started over 13 years ago

0 replies • 15491 views
Discussion

Concatenating enumerated types in coverpoint

Category: Functional Verification

By RajeshCM

$usertype
•
updated over 13 years ago by tpylant

4 replies • 16642 views
Discussion

Looking for help with System Verilog in AMS

Category: Functional Verification

By JRAHildebrand

$usertype
•
updated over 13 years ago by Shalom B

12 replies • 20235 views
Discussion

Need help when using the AMS-Ultrasim tools,occuring some problems in Electrical signal to Logical signal connect module

Category: Functional Verification

By zhangyz

$usertype
•
started over 13 years ago

0 replies • 458 views
Discussion

tk plugin error in ncsim

Category: Functional Verification

By NormanW

$usertype
•
updated over 13 years ago by StephenH

1 replies • 14201 views
Discussion

How to apply Dynamic Load and Reseed Methodology into UVM

Category: Functional Verification

By clacasse

$usertype
•
started over 13 years ago

0 replies • 13510 views
Discussion

Re: How to Simulate 64-bit VHDL Code in Cadence?

Category: Functional Verification

By grasshopper

$usertype
•
started over 13 years ago

0 replies • 13196 views
Discussion

How to save the signals in waveform window?

Category: Functional Verification

By rohslogic

$usertype
•
updated over 13 years ago by TAM1

1 replies • 28301 views
Discussion

Internal error during elabration phase

Category: Functional Verification

By mdkaleem

$usertype
•
updated over 13 years ago by mdkaleem

6 replies • 16156 views
Discussion

IMC Coverage

Category: Functional Verification

By MDK1234

$usertype
•
updated over 13 years ago by StephenH

3 replies • 22595 views
Discussion

Forcing a VHDL signal from a Verilog Test/Env

Category: Functional Verification

By ashfaqh

$usertype
•
updated over 13 years ago by ravisguptaji

4 replies • 7610 views
Discussion

cannot use $cds_analog_exists() or $cgav()

Category: Functional Verification

By freitas

$usertype
•
updated over 13 years ago by freitas

1 replies • 14673 views
Discussion

ncverilog simulation verilog: error fmuk

Category: Functional Verification

By weebey

$usertype
•
updated over 13 years ago by weebey

5 replies • 26807 views
Discussion

simvision plugins - tcl tk 8.5? tcl 8.4 tile? c++ qt?

Category: Functional Verification

By tomers

$usertype
•
updated over 13 years ago by Doug Koslow

3 replies • 2307 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.