Functional Verification

Latest Posts

Discussion

SystemVerilog modport question

Category: Functional Verification

By SCollins

$usertype
•
updated over 13 years ago by SCollins

2 replies • 18839 views
Discussion

Use of a specify block within a SystemVerilog interface

Category: Functional Verification

By SCollins

$usertype
•
updated over 13 years ago by SCollins

1 replies • 18812 views
Discussion

irun 11.10-s062 -R option and *W,WKWTLK "Waiting for a Exclusive lock"

Category: Functional Verification

By cubicle82

$usertype
•
started over 13 years ago

0 replies • 3330 views
Discussion

Generation of EVCD file for Verilog-AMS

Category: Functional Verification

By Anky

$usertype
•
started over 13 years ago

0 replies • 15801 views
Discussion

Any symbol for simulation of mutual induction between two inductors?

Category: Functional Verification

By Abhimanyu1

$usertype
•
started over 13 years ago

0 replies • 14289 views
Discussion

comparing a signal length

Category: Functional Verification

By vijay828

$usertype
•
started over 13 years ago

0 replies • 13675 views
Discussion

CONFORMAL LEC-NON EQUIVALENT BLACK BOXES

Category: Functional Verification

By SWAROOP24X7

$usertype
•
started over 13 years ago

0 replies • 16006 views
Discussion

Concatenating enumerated types in coverpoint

Category: Functional Verification

By RajeshCM

$usertype
•
updated over 13 years ago by tpylant

4 replies • 17159 views
Discussion

Looking for help with System Verilog in AMS

Category: Functional Verification

By JRAHildebrand

$usertype
•
updated over 13 years ago by Shalom B

12 replies • 21202 views
Discussion

Need help when using the AMS-Ultrasim tools,occuring some problems in Electrical signal to Logical signal connect module

Category: Functional Verification

By zhangyz

$usertype
•
started over 13 years ago

0 replies • 491 views
Discussion

tk plugin error in ncsim

Category: Functional Verification

By NormanW

$usertype
•
updated over 13 years ago by StephenH

1 replies • 14612 views
Discussion

How to apply Dynamic Load and Reseed Methodology into UVM

Category: Functional Verification

By clacasse

$usertype
•
started over 13 years ago

0 replies • 13876 views
Discussion

Re: How to Simulate 64-bit VHDL Code in Cadence?

Category: Functional Verification

By grasshopper

$usertype
•
started over 13 years ago

0 replies • 13562 views
Discussion

How to save the signals in waveform window?

Category: Functional Verification

By rohslogic

$usertype
•
updated over 13 years ago by TAM1

1 replies • 29088 views
Discussion

Internal error during elabration phase

Category: Functional Verification

By mdkaleem

$usertype
•
updated over 13 years ago by mdkaleem

6 replies • 16677 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.