Functional Verification

Latest Posts

Discussion

IMC Coverage

Category: Functional Verification

By MDK1234

$usertype
•
updated over 13 years ago by StephenH

3 replies • 23197 views
Discussion

Forcing a VHDL signal from a Verilog Test/Env

Category: Functional Verification

By ashfaqh

$usertype
•
updated over 13 years ago by ravisguptaji

4 replies • 7915 views
Discussion

cannot use $cds_analog_exists() or $cgav()

Category: Functional Verification

By freitas

$usertype
•
updated over 13 years ago by freitas

1 replies • 15100 views
Discussion

ncverilog simulation verilog: error fmuk

Category: Functional Verification

By weebey

$usertype
•
updated over 13 years ago by weebey

5 replies • 27472 views
Discussion

simvision plugins - tcl tk 8.5? tcl 8.4 tile? c++ qt?

Category: Functional Verification

By tomers

$usertype
•
updated over 13 years ago by Doug Koslow

3 replies • 2473 views
Discussion

"INTERNAL EXCEPTION" when ncsim

Category: Functional Verification

By Tommy zou

$usertype
•
started over 13 years ago

0 replies • 3377 views
Discussion

Using interface signals as coverpoint bins

Category: Functional Verification

By RajeshCM

$usertype
•
updated over 13 years ago by TAM1

1 replies • 17077 views
Discussion

Verification Plan using Eplanner

Category: Functional Verification

By Manish Verma

$usertype
•
updated over 13 years ago by StephenH

19 replies • 22796 views
Discussion

Using Eplanner with UVM

Category: Functional Verification

By rdalibor

$usertype
•
updated over 13 years ago by rdalibor

2 replies • 15064 views
Discussion

help needed on the use Scemi2.0 Pipe between OVM tb and HDL

Category: Functional Verification

By Xinwei

$usertype
•
updated over 13 years ago by Xinwei

3 replies • 15107 views
Discussion

NC_MIRROR help

Category: Functional Verification

By Aqeel

$usertype
•
updated over 13 years ago by Aqeel

2 replies • 16440 views
Discussion

Generate random MIN and MAX value from a range of values

Category: Functional Verification

By bharathwajan

$usertype
•
updated over 13 years ago by StephenH

1 replies • 15461 views
Discussion

Declaring array of uniquely parameterized classes

Category: Functional Verification

By benbuchanan

$usertype
•
updated over 13 years ago by benbuchanan

4 replies • 16200 views
Discussion

Incremental Compilation in Emanager

Category: Functional Verification

By Abhinivesh

$usertype
•
updated over 13 years ago by Nili Segal PE

2 replies • 15935 views
Discussion

uvm help needed

Category: Functional Verification

By joys

$usertype
•
updated over 13 years ago by seourani

4 replies • 18942 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.