• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    uvm help needed

    Category: Functional Verification

    By joys

    •

    updated over 14 years ago by seourani

    4 replies • 20138 views
  • Discussion

    Virtual interface in UVM

    Category: Functional Verification

    By joys

    •

    updated over 14 years ago by whiteriver

    1 replies • 17161 views
  • Discussion

    Loading Coverage Databases

    Category: Functional Verification

    By jijops

    •

    updated over 14 years ago by pcarzola

    1 replies • 18198 views
  • Discussion

    Controlling timescale while exporting database

    Category: Functional Verification

    By freitas

    •

    started over 14 years ago

    0 replies • 15416 views
  • Discussion

    Using Dynamically Allocated Memories (PLI)

    Category: Functional Verification

    By MVERMA

    •

    updated over 14 years ago by tpylant

    4 replies • 16158 views
  • Discussion

    Help needed on temporal expressions with detach

    Category: Functional Verification

    By jaichandra

    •

    updated over 14 years ago by jaichandra

    2 replies • 15615 views
  • Discussion

    Elaboration error in SVA binding file

    Category: Functional Verification

    By Pinak

    •

    updated over 14 years ago by Pinak

    2 replies • 19694 views
  • Discussion

    gdb debugging a Systemverilog DPI (shared library) that is run from ncsim

    Category: Functional Verification

    By cubicle82

    •

    updated over 14 years ago by ravi999

    2 replies • 18924 views
  • Discussion

    Unwanted "X" coming during re-simulation with vector

    Category: Functional Verification

    By dhanash

    •

    started over 14 years ago

    0 replies • 508 views
  • Discussion

    automatic insertion of E2R and R2E connect modules

    Category: Functional Verification

    By freitas

    •

    updated over 14 years ago by tpylant

    1 replies • 15771 views
  • Discussion

    Timing checks in ncsim

    Category: Functional Verification

    By MTP3

    •

    updated over 14 years ago by tpylant

    1 replies • 18195 views
  • Discussion

    NC-Verilog & ncxlmode

    Category: Functional Verification

    By Zdeno

    •

    updated over 14 years ago by Zdeno

    4 replies • 5660 views
  • Discussion

    Protected Data Types by VHDL 2008

    Category: Functional Verification

    By shahein

    •

    started over 14 years ago

    0 replies • 15846 views
  • Discussion

    IUS 11.1 and extern/import tasks inside an SV-interface?

    Category: Functional Verification

    By cubicle82

    •

    started over 14 years ago

    0 replies • 2024 views
  • Discussion

    Issues in merging coverage using iccr

    Category: Functional Verification

    By Oragniz

    •

    updated over 14 years ago by pcarzola

    1 replies • 15126 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information