Functional Verification

Latest Posts

Discussion

Viewing OVM Transactions in Simvision

Category: Functional Verification

By Main

$usertype
•
updated over 16 years ago by StephenH

6 replies • 16237 views
Discussion

accessing/quering value of simple_port using Reflection API

Category: Functional Verification

By sgor

$usertype
•
updated over 16 years ago by hannes

1 replies • 849 views
Discussion

Directed vs Random Testing

Category: Functional Verification

By FormerMember

$usertype
•
updated over 16 years ago by ThinkVer

7 replies • 15481 views
Discussion

doing coverage for 64 bit field in specman

Category: Functional Verification

By malli

$usertype
•
updated over 16 years ago by StephenH

1 replies • 13920 views
Discussion

IUS 8.2 internal error

Category: Functional Verification

By Chintanm

$usertype
•
updated over 16 years ago by StephenH

3 replies • 14441 views
Discussion

SV DPI: veriusertfs

Category: Functional Verification

By archive

$usertype
•
updated over 16 years ago by JMGGL

6 replies • 19395 views
Discussion

Systemverilog-2008 and variadic `define macros?

Category: Functional Verification

By cubicle82

$usertype
•
updated over 16 years ago by Shalom B

1 replies • 14701 views
Discussion

Conversion of an Integer port in VHDL to equivalent in Verilog

Category: Functional Verification

By Sarvesh

$usertype
•
updated over 16 years ago by cubicle82

2 replies • 16376 views
Discussion

Verilog Name Collisions - irun v8.1

Category: Functional Verification

By Dave123

$usertype
•
updated over 16 years ago by StephenH

2 replies • 1642 views
Discussion

pointers in sequence items

Category: Functional Verification

By kabb

$usertype
•
updated over 16 years ago by Hilmar

3 replies • 14296 views
Discussion

Insert coverage model table using AutoText

Category: Functional Verification

By jnyman

$usertype
•
updated over 16 years ago by StephenH

1 replies • 13645 views
Discussion

test bridge by eVC

Category: Functional Verification

By spark

$usertype
•
updated over 16 years ago by StephenH

1 replies • 13792 views
Discussion

Verilog-XL install

Category: Functional Verification

By bdatta

$usertype
•
updated over 16 years ago by StephenH

2 replies • 14246 views
Discussion

Calling base class methods

Category: Functional Verification

By Walker

$usertype
•
updated over 16 years ago by StephenH

1 replies • 13826 views
Discussion

cannot run simvision

Category: Functional Verification

By bdatta

$usertype
•
updated over 16 years ago by StephenH

1 replies • 17720 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.