Functional Verification

Latest Posts

Discussion

error when passing a string to ncutils

Category: Functional Verification

By JMGGL

$usertype
•
updated over 16 years ago by JMGGL

13 replies • 20001 views
Discussion

eVC development

Category: Functional Verification

By johnrusia

$usertype
•
updated over 16 years ago by teamspecman

1 replies • 6007 views
Discussion

Profiling the runtime of SystemVerilog Assertions

Category: Functional Verification

By danlarkin

$usertype
•
updated over 16 years ago by danlarkin

4 replies • 17763 views
Discussion

Temporal expression in e

Category: Functional Verification

By spark

$usertype
•
updated over 16 years ago by mstellfox

5 replies • 14724 views
Discussion

AXI EVC user manual

Category: Functional Verification

By SandS

$usertype
•
updated over 16 years ago by StephenH

1 replies • 14253 views
Discussion

Layout Instance Names on VNL Netlists?

Category: Functional Verification

By moss

$usertype
•
updated over 16 years ago by tpylant

1 replies • 13752 views
Discussion

new tech blog on Specman & e

Category: Functional Verification

By hannes

$usertype
•
updated over 16 years ago by ThinkVer

1 replies • 796 views
Discussion

System Verilog Assertions!!

Category: Functional Verification

By Abraham Eapen

$usertype
•
updated over 16 years ago by ckomar

2 replies • 15165 views
Discussion

long simulation time problem

Category: Functional Verification

By eyal

$usertype
•
updated over 16 years ago by adua

1 replies • 15468 views
Discussion

simvision question - how to sync 2 waveforms windows.

Category: Functional Verification

By wintegra

$usertype
•
updated over 17 years ago by wintegra

2 replies • 1966 views
Discussion

The secrets of practical verification

Category: Functional Verification

By ThinkVer

$usertype
•
started over 17 years ago

0 replies • 13173 views
Discussion

Integrating single vr_ad with multiple instance of AXI eVCs

Category: Functional Verification

By Kamal

$usertype
•
updated over 17 years ago by Kamal

1 replies • 13655 views
Discussion

Coverage of sequences in class based SystemVerilog(OVM) environments

Category: Functional Verification

By FrankE

$usertype
•
started over 17 years ago

0 replies • 660 views
Discussion

eVC AXI cms test

Category: Functional Verification

By spark

$usertype
•
updated over 17 years ago by Mirit Fromovic

5 replies • 15114 views
Discussion

starting same TCM multiple times.

Category: Functional Verification

By harip

$usertype
•
updated over 17 years ago by harip

7 replies • 15792 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.