• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    LEC - MOS direction and abstract logic error

    Category: Logic Design

    By sacmax

    •

    started over 11 years ago

    0 replies • 1229 views
  • Discussion

    Multiplier Selection in RTL compiler

    Category: Logic Design

    By AliShami

    •

    updated over 11 years ago by leapfrog

    2 replies • 17452 views
  • Discussion

    Conformal LEC hier_compare only on 1 module

    Category: Logic Design

    By Matt Hutson

    •

    updated over 11 years ago by Matt Hutson

    2 replies • 19151 views
  • Discussion

    Find the dynamic power from incisive which depends on the testbench

    Category: Logic Design

    By raja92

    •

    updated over 11 years ago by grasshopper

    1 replies • 15155 views
  • Discussion

    Design entry hdl

    Category: Logic Design

    By Danil3402

    •

    updated over 11 years ago by grasshopper

    1 replies • 5679 views
  • Discussion

    Digital library for RTL compiler

    Category: Logic Design

    By mhkvy4

    •

    updated over 11 years ago by grasshopper

    2 replies • 15622 views
  • Discussion

    RTL compiler error

    Category: Logic Design

    By Jinesh K B

    •

    updated over 11 years ago by grasshopper

    1 replies • 15506 views
  • Discussion

    Using RC to estimate leakage & dynamic power from different synthesis runs

    Category: Logic Design

    By kenearth

    •

    updated over 11 years ago by uma1147

    1 replies • 1725 views
  • Discussion

    How to compare 2 design entry HDL schematic?

    Category: Logic Design

    By maberu

    •

    updated over 11 years ago by grasshopper

    1 replies • 15703 views
  • Discussion

    conformal lec : dump mapped points

    Category: Logic Design

    By HariPV

    •

    started over 11 years ago

    0 replies • 15477 views
  • Discussion

    RC response[TUI-39]after "report clock_gating"

    Category: Logic Design

    By cwwang

    •

    updated over 11 years ago by cwwang

    2 replies • 1779 views
  • Discussion

    Using multiple libraries - mixed elaboration flow

    Category: Logic Design

    By drovak

    •

    started over 11 years ago

    0 replies • 2169 views
  • Discussion

    Mining information from RTL Compiler log file.

    Category: Logic Design

    By sgauria

    •

    started over 11 years ago

    0 replies • 14651 views
  • Discussion

    How to perform dynamic power analysis using RTL compiler

    Category: Logic Design

    By marten

    •

    updated over 12 years ago by grasshopper

    1 replies • 15688 views
  • Discussion

    LEC debug points report generation ???

    Category: Logic Design

    By aperla

    •

    updated over 12 years ago by sogold

    2 replies • 18542 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information