Logic Design

Latest Posts

Discussion

Conformal LEC hier_compare only on 1 module

Category: Logic Design

By Matt Hutson
•
updated over 11 years ago by Matt Hutson

2 replies • 18864 views
Discussion

Find the dynamic power from incisive which depends on the testbench

Category: Logic Design

By raja92
•
updated over 11 years ago by grasshopper

1 replies • 15058 views
Discussion

Design entry hdl

Category: Logic Design

By Danil3402
•
updated over 11 years ago by grasshopper

1 replies • 5643 views
Discussion

Digital library for RTL compiler

Category: Logic Design

By mhkvy4
•
updated over 11 years ago by grasshopper

2 replies • 15526 views
Discussion

RTL compiler error

Category: Logic Design

By Jinesh K B
•
updated over 11 years ago by grasshopper

1 replies • 15426 views
Discussion

Using RC to estimate leakage & dynamic power from different synthesis runs

Category: Logic Design

By kenearth
•
updated over 11 years ago by uma1147

1 replies • 1636 views
Discussion

How to compare 2 design entry HDL schematic?

Category: Logic Design

By maberu
•
updated over 11 years ago by grasshopper

1 replies • 15622 views
Discussion

conformal lec : dump mapped points

Category: Logic Design

By HariPV
•
started over 11 years ago

0 replies • 15397 views
Discussion

RC response[TUI-39]after "report clock_gating"

Category: Logic Design

By cwwang
•
updated over 11 years ago by cwwang

2 replies • 1708 views
Discussion

Using multiple libraries - mixed elaboration flow

Category: Logic Design

By drovak
•
started over 11 years ago

0 replies • 2106 views
Discussion

Mining information from RTL Compiler log file.

Category: Logic Design

By sgauria
•
started over 11 years ago

0 replies • 14583 views
Discussion

How to perform dynamic power analysis using RTL compiler

Category: Logic Design

By marten
•
updated over 11 years ago by grasshopper

1 replies • 15568 views
Discussion

LEC debug points report generation ???

Category: Logic Design

By aperla
•
updated over 11 years ago by sogold

2 replies • 18337 views
Discussion

LEC - Conformal RTL to netlist mismatch

Category: Logic Design

By hnfq
•
updated over 11 years ago by grasshopper

11 replies • 17938 views
Discussion

what is the Purpose of initial_target attribute of a cost group?

Category: Logic Design

By anudeep
•
started over 12 years ago

0 replies • 14426 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.