• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    LEC - Conformal RTL to netlist mismatch

    Category: Logic Design

    By hnfq

    •

    updated over 12 years ago by grasshopper

    11 replies • 18604 views
  • Discussion

    what is the Purpose of initial_target attribute of a cost group?

    Category: Logic Design

    By anudeep

    •

    started over 12 years ago

    0 replies • 14493 views
  • Discussion

    LEC mismatch b/w RTL and Lec-Friendly netlist

    Category: Logic Design

    By anudeep

    •

    started over 12 years ago

    0 replies • 1088 views
  • Discussion

    how to synthesize delay elements in RTL complier

    Category: Logic Design

    By micro469

    •

    updated over 12 years ago by grasshopper

    3 replies • 17867 views
  • Discussion

    unmapped points with Conformal

    Category: Logic Design

    By nozuey

    •

    started over 12 years ago

    0 replies • 16034 views
  • Discussion

    How to force a small gate structure during RTL Compiler synthesis?

    Category: Logic Design

    By rexnyu

    •

    started over 12 years ago

    0 replies • 14700 views
  • Discussion

    Avoid race condition at SPI_slave synthesis

    Category: Logic Design

    By alphus

    •

    started over 12 years ago

    0 replies • 5534 views
  • Discussion

    Unsupported SDC Commands(remove_attribute) in RC

    Category: Logic Design

    By doydodo

    •

    started over 12 years ago

    0 replies • 780 views
  • Discussion

    How to simulate after synthesis in NC launch or NC sim

    Category: Logic Design

    By micro469

    •

    updated over 12 years ago by grasshopper

    1 replies • 16440 views
  • Discussion

    conformal LEC

    Category: Logic Design

    By Indira S

    •

    started over 12 years ago

    0 replies • 14733 views
  • Discussion

    clock gating in RC

    Category: Logic Design

    By doydodo

    •

    updated over 12 years ago by bmiller

    1 replies • 16852 views
  • Discussion

    Conformal ECO - Equivalanece check

    Category: Logic Design

    By Prashant M

    •

    started over 12 years ago

    0 replies • 1428 views
  • Discussion

    external delay

    Category: Logic Design

    By IBKRAJU

    •

    updated over 12 years ago by grasshopper

    1 replies • 17809 views
  • Discussion

    Blackboxing in Conformal LEC.

    Category: Logic Design

    By Bhawan

    •

    started over 12 years ago

    0 replies • 15070 views
  • Discussion

    Reading HDL files in RC

    Category: Logic Design

    By archive

    •

    updated over 12 years ago by nagarjunsingir

    4 replies • 19412 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information