• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    how to find power of a design based on inputs given to the design using cadence

    Category: Logic Design

    By samhitha nr

    •

    updated over 12 years ago by grasshopper

    1 replies • 14934 views
  • Discussion

    Help on LEC failure between compile netlist vs. compile_incr netlist from DC

    Category: Logic Design

    By r u verified

    •

    started over 12 years ago

    0 replies • 14677 views
  • Discussion

    CIS DB source

    Category: Logic Design

    By dpiccardi

    •

    started over 12 years ago

    0 replies • 14782 views
  • Discussion

    preserving a subdesign from optimization

    Category: Logic Design

    By P V S Shastry

    •

    updated over 12 years ago by grasshopper

    2 replies • 15952 views
  • Discussion

    how to identify unique nets connected to preset/clear pins of all FFs in a scope

    Category: Logic Design

    By Sporadic Crash

    •

    updated over 12 years ago by grasshopper

    1 replies • 1774 views
  • Discussion

    delay between 2 signals

    Category: Logic Design

    By vvgulyaev

    •

    updated over 12 years ago by grasshopper

    1 replies • 6434 views
  • Discussion

    conformal

    Category: Logic Design

    By Indira S

    •

    started over 12 years ago

    0 replies • 14420 views
  • Discussion

    conformal lec

    Category: Logic Design

    By Indira S

    •

    started over 12 years ago

    0 replies • 14973 views
  • Discussion

    Help on CONFORMAL LEC flow using Synopsys's Design Compiler netlist

    Category: Logic Design

    By Rafeeq2129

    •

    updated over 12 years ago by tstark

    12 replies • 22494 views
  • Discussion

    conformal_lec 12.0

    Category: Logic Design

    By Indira S

    •

    updated over 12 years ago by tstark

    1 replies • 15068 views
  • Discussion

    Design Entry HDL - Disabling Constraint Manager

    Category: Logic Design

    By Crispy

    •

    started over 12 years ago

    0 replies • 986 views
  • Discussion

    conformal

    Category: Logic Design

    By Indira S

    •

    started over 12 years ago

    0 replies • 15333 views
  • Discussion

    conformal -Lec

    Category: Logic Design

    By Indira S

    •

    updated over 12 years ago by tstark

    1 replies • 5258 views
  • Discussion

    Conformal- LEC

    Category: Logic Design

    By Indira S

    •

    updated over 12 years ago by tstark

    1 replies • 2993 views
  • Discussion

    Algorithm used for implementation of Division

    Category: Logic Design

    By S0MA

    •

    updated over 12 years ago by S0MA

    2 replies • 16494 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information